coreboot.git - my copy of coreboot

Age	Commit message (Expand)	Author
2018-11-30	cpu/intel/common: Use a common acpi/cpu.asl file	Arthur Heymans
2018-11-23	mb: Set coreboot as DSDT's manufacturer model ID	Elyes HAOUAS
2018-11-21	ACPI: Fix DSDT's revision field	Elyes HAOUAS
2018-11-16	mb///Kconfig: Use CONFIG_VARIANT_DIR for devicetree	Peter Lemenkov
2018-07-11	skylake: Remove "IshEnable"	li feng
2018-06-14	src: Get rid of unneeded whitespace	Elyes HAOUAS
2018-06-06	soc/intel/common/block: Add common chip config block	Subrata Banik
2018-06-05	soc/intel/skylake: Add option to skip coreboot MP init	Subrata Banik
2018-04-06	purism/librem_skl: Add AC/DC LoadLine to VR Config	Youness Alaoui
2018-04-06	purism/librem_skl: Set TCC Activation at 95C	Youness Alaoui
2018-04-06	purism/librem_skl: Enable VMX and Intel SpeedStep in devicetree	Youness Alaoui
2018-04-06	purism/librem_skl: Enable TPM support	Youness Alaoui
2018-03-28	soc/intel/skylake: Limit xDCI feature when VBOOT is enabled	Duncan Laurie
2018-03-26	ec/purism: Fix CPU Turbo value (PPCM) set by the EC	Youness Alaoui
2018-03-26	purism/librem13v1, librem13v2, liberm15v3: Fix EC LPC I/O port	Youness Alaoui
2017-12-22	purism/librem_skl: Improve boot time by enabling SPD Word Read	Youness Alaoui
2017-12-11	mainboard/purism/librem_skl: Fix line length > 80 characters	Martin Roth
2017-10-26	purism/librem_skl: add new variant Librem 15 v3	Matt DeVillier
2017-10-26	purism/librem13v2: convert to variant setup	Matt DeVillier