index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
packardbell
/
ms2290
/
romstage.c
Age
Commit message (
Expand
)
Author
2018-04-09
intel/nehalem post-car: Use postcar_frame for MTRR setup
Kyösti Mälkki
2018-02-27
sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location
Arthur Heymans
2016-12-11
intel/nehalem: Use romstage_handoff for S3
Kyösti Mälkki
2016-06-26
intel/nehalem: Use common ACPI S3 recovery
Kyösti Mälkki
2016-06-22
intel/model_2065x: Prepare for dynamic CONFIG_RAMTOP
Kyösti Mälkki
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-09-24
coreboot: move TS_END_ROMSTAGE to one spot
Aaron Durbin
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-01-09
mainboard/packardbell/ms2290/romstage.c: Comment unused func
Edward O'Callaghan
2015-01-06
mainboard/*/romstage.c: Sanitize system header inclusions
Edward O'Callaghan
2015-01-05
timestamps: Switch from tsc_t to uint64_t
Stefan Reinauer
2014-11-23
sandy/ivy/nehalem: Remerge interrupt handling
Vladimir Serbinenko
2014-11-05
mainboard/packardbell/ms2290: Missing romstage header
Edward O'Callaghan
2014-08-15
intel/cpu: rename car.h to romstage.h
Aaron Durbin
2014-08-14
Intel: Add common header file for CAR setup
Edward O'Callaghan
2014-07-19
nehalem: Move cbmem_recovery call to raminit.
Vladimir Serbinenko
2014-06-20
nehalem boards: Use acpi_s3_resume_allowed()
Kyösti Mälkki
2014-04-20
mainboard: New port Packard Bell LM85.
Vladimir Serbinenko