aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo/x220/romstage.c
AgeCommit message (Expand)Author
2017-05-21mb/lenovo/*/romstage: Remove COM IO portPatrick Rudolph
2017-05-21mb/*/romstage: Don't lock ETR3 CF9GR in early romstagePatrick Rudolph
2016-11-20intel sandy/ivy: Improve DIMM replacement detectionKyösti Mälkki
2016-06-08mainboard/lenovo/x220: Clean up codeJan Tatje
2016-02-18southbridge/intel/bd82x6x: Use common gpio.cPatrick Rudolph
2016-02-12Merge sandy/ivybridge romstage flow for MRC and non-MRC.Vladimir Serbinenko
2016-02-09ivy: Add a possiblity for mainboard early init.Vladimir Serbinenko
2016-01-10lenovo/x220: Enable USB 3 controllerMarian Tietz
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-01-06mainboard/*/romstage.c: Sanitize system header inclusionsEdward O'Callaghan
2014-11-23sandy/ivy/nehalem: Remerge interrupt handlingVladimir Serbinenko
2014-10-24sandy/ivy native: dedup romstage.c main()Vladimir Serbinenko
2014-10-20x220: Move to common gpio.h inrastructureVladimir Serbinenko
2014-10-17bd82x6x: Consolidate early native USB initVladimir Serbinenko
2014-10-16x220, x230: Remove unused headers.Vladimir Serbinenko
2014-10-16bd82x6x: Move common bd82x6x S3 detect to bd82x6x code.Vladimir Serbinenko
2014-10-16sandybridge: Move common northbridge finalize to northbridge code.Vladimir Serbinenko
2014-08-30lenovo/x220: New portVladimir Serbinenko
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-17 00:58:15 +0000