| Age | Commit message (Expand) | Author |
|---|---|---|
| 2020-03-18 | mainboard/[a-f]*: Remove copyright notices | Patrick Georgi |
| 2019-12-06 | mb/emulation/qemu-riscv: Implement ipi using clint to enable smp in qemu/spike. | Philipp Hug |
| 2019-01-26 | mb/qemu-riscv: update to match current qemu version | Philipp Hug |
| 2018-12-05 | mb/emulation/spike-riscv: Implement mtime_init | Jonathan Neuschäfer |
| 2016-11-07 | riscv: Unify SBI call implementations under arch/riscv/ | Jonathan Neuschäfer |
| 2016-10-15 | riscv: Use the generic src/lib/bootblock.c | Jonathan Neuschäfer |
| 2016-07-14 | spike-riscv: Look for the CBFS in RAM | Jonathan Neuschäfer |
| 2015-09-16 | riscv-memlayout: fix existing memlayout issues, add sbi interface | Thaminda Edirisooriya |
| 2015-04-06 | New mechanism to define SRAM/memory map with automatic bounds checking | Julius Werner |
| 2014-12-01 | Add UCB RISCV support for architecture, soc, and emulation mainboard.. | Ronald G. Minnich |
 |
index : coreboot.git | |
| my copy of coreboot | User & |
| summaryrefslogtreecommitdiff |