index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
amd
/
torpedo
Age
Commit message (
Expand
)
Author
2012-04-20
Refactor some alignment handling
Patrick Georgi
2012-04-19
Leverage the Pstate table created by AGESA.
zbao
2012-04-18
Fix the blank in acpi_tables.c
zbao
2012-04-16
ACPI HEST table.
zbao
2012-04-12
Unify IO APIC address specification
Patrick Georgi
2012-03-16
Rename AMD_AGESA to CPU_AMD_AGESA
Kyösti Mälkki
2012-03-08
Unify Local APIC address definitions
Patrick Georgi
2012-02-22
ACPI: More ../../.. removal
Patrick Georgi
2012-02-20
Torpedo mainboard changes to fix warnings.
Martin Roth
2012-02-17
Remove whitespace.
Patrick Georgi
2012-01-18
Clean up AMD romstage.c serial output
Marc Jones
2012-01-18
Clean up AMD romstage.c whitespace indent issues
Marc Jones
2011-12-02
Change AMD vendorcode build
Kyösti Mälkki
2011-11-01
remove trailing whitespace
Stefan Reinauer
2011-10-28
Get rid of the old romstage-as-bootblock ROM layout
Patrick Georgi
2011-10-13
mptable: Refactor mptable generation some more
Patrick Georgi
2011-10-13
mptable: Get rid of fixup_virtual_wire
Patrick Georgi
2011-09-15
AMD Torpedo platform updates
efdesign98
2011-09-07
AMD F14 southbridge update
Kerry She
2011-07-22
Add xhcbios and ahcibios rom handling
efdesign98
2011-06-28
Add the AMD Torpedo mainboard
efdesign98