summaryrefslogtreecommitdiff
path: root/src/cpu/intel
AgeCommit message (Expand)Author
2018-10-11src: Move common IA-32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS
2018-10-11src: Replace MSR addresses with macrosElyes HAOUAS
2018-10-08Move compiler.h to commonlibNico Huber
2018-10-05src: Fix MSR_PKG_CST_CONFIG_CONTROL register nameElyes HAOUAS
2018-10-04cpu/intel/car: Fix typoElyes HAOUAS
2018-09-28src/*: normalize Google copyright headersPatrick Georgi
2018-09-26cpu/intel/model_206ax: detect number of MCE banksDan Elkouby
2018-09-18cpu/*/car: fix ancient URL explaining XIP range run-time calculationStefan Tauner
2018-08-20cpu/intel/common: add function to init cppc_configMatt Delco
2018-08-17intel/socket_mPGA604: Keep only model f2xKyösti Mälkki
2018-08-13src: Get rid of non-local header treated as localElyes HAOUAS
2018-08-13cpu/intel/car: Align the stack to 16 bytes before romstage_mainArthur Heymans
2018-08-09src/cpu: Fix typoElyes HAOUAS
2018-08-09cpu/intel/smm: Make sure SMRR base is aligned to SMRR sizeArthur Heymans
2018-07-30nb/intel/gm45: Use common code for SMM in TSEGArthur Heymans
2018-07-30cpu/intel/smm/gen1: Use correct MSR for model_6fx and model_1067xArthur Heymans
2018-07-30cpu/intel/microcode: Add helper functions to get microcode infoRizwan Qureshi
2018-07-28nb/intel/sandybridge: Move CPU report to cpu folderPatrick Rudolph
2018-07-28intel/sandybridge: Don't hardcode platform typePatrick Rudolph
2018-07-25drivers/tpm: Add TPM ramstage driver for devices without vboot.Philipp Deppenwiese
2018-07-24cpu/x86/mtrr.h: Rename MSR SMRR_PHYS_x to IA32_SMRR_PHYSxArthur Heymans
2018-07-09src/{arch,commonlib,cpu}: Use "foo *bar" instead of "foo* bar"Elyes HAOUAS
2018-06-27cpu/intel/p4-netburst: skip caching rom on model_fxxArthur Heymans
2018-06-27x86/car: Replace reference of copy_and_run locationKyösti Mälkki
2018-06-21Revert "sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location"Arthur Heymans
2018-06-17nb/intel/i440bx: Switch to POSTCAR_STAGEKyösti Mälkki
2018-06-17cpu/intel/car/p3: Use variable MTRR countKyösti Mälkki
2018-06-17cpu/intel/slot_1: Switch to different CAR setupKyösti Mälkki
2018-06-17cpu/intel/car: Remove obsolete filesKyösti Mälkki
2018-06-14cpu/intel/haswell: Use the common intel romstage_main functionArthur Heymans
2018-06-06arch/x86: Make RELOCATABLE_RAMSTAGE the defaultKyösti Mälkki
2018-06-06cpu/intel/model_{6xx,f2x,f3x,f4x}: Remove unneeded includeElyes HAOUAS
2018-06-05cpu/intel/haswell: Switch to POSTCAR_STAGEArthur Heymans
2018-06-05cpu/intel/model_2065x: Switch to POSTCAR_STAGEArthur Heymans
2018-06-05cpu/intel/model_206ax: Switch to POSTCAR_STAGEArthur Heymans
2018-06-05cpu/intel/car/non-evict: Improve a few thingsArthur Heymans
2018-06-05cpu/intel/car/non-evict: Prepare for some POSTCAR_STAGE supportArthur Heymans
2018-06-05nb/intel/gm45: Switch to POSTCAR_STAGEArthur Heymans
2018-06-05nb/intel/x4x: Switch to POSTCAR_STAGEArthur Heymans
2018-06-05nb/intel/pineview: Switch to POSTCAR_STAGEArthur Heymans
2018-06-05nb/intel/i945: Switch to POSTCAR_STAGEArthur Heymans
2018-06-05cpu/intel/car/core2: Improve a few thingsArthur Heymans
2018-06-05cpu/intel/car/core2: Prepare for POSTCAR_STAGE supportArthur Heymans
2018-06-04security/tpm: Unify the coreboot TPM software stackPhilipp Deppenwiese
2018-06-02intel/socket_mPGA604 intel/e7505: Switch to POSTCAR_STAGEKyösti Mälkki
2018-06-02cpu/intel/car: Prepare for some POSTCAR_STAGE supportKyösti Mälkki
2018-06-02aopen/dxplplusu intel/e7505: Move to EARLY_CBMEM_INITKyösti Mälkki
2018-06-01src/cpu: Remove unneeded includesElyes HAOUAS
2018-05-31{cpu,drivers,nb,soc}/intel: Use CACHE_ROM_BASE where appropriateNico Huber
2018-05-24Remove leftover Intel CPU supportKyösti Mälkki
2018-05-01Fix freeze during chipset lockdown on NehalemMatthias Gazzari
2018-04-30cpu/intel: Get rid of device_tElyes HAOUAS
2018-04-24compiler.h: add __weak macroAaron Durbin
2018-04-20pci: Move inline PCI functions to pci_ops.hPatrick Rudolph
2018-04-11Revert "model_206ax: Use parallel MP init"Arthur Heymans
2018-04-11model_206ax: Use parallel MP initArthur Heymans
2018-04-10cpu/intel/sandybridge: Put stage cache into TSEGArthur Heymans
2018-04-09intel/nehalem post-car: Use postcar_frame for MTRR setupKyösti Mälkki
2018-02-27sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common locationArthur Heymans
2018-02-06cpu/intel/haswell: Don't select PARALLEL_CPU_INITArthur Heymans
2018-01-18cpu/intel: Remove unused CPU codeArthur Heymans
2018-01-18security/tpm: Change TPM naming for different layers.Philipp Deppenwiese
2018-01-18security/tpm: Move tpm TSS and TSPI layer to security sectionPhilipp Deppenwiese
2018-01-17cpu/intel/speedstep: Fix the PNOT ACPI methodArthur Heymans
2018-01-15Intel i82830 boards & chips: Remove - using LATE_CBMEM_INITMartin Roth
2018-01-15Intel i3100 boards & chips: Remove - using LATE_CBMEM_INITMartin Roth
2018-01-15Intel i5000 board & chips: Remove - using LATE_CBMEM_INITMartin Roth
2017-11-30intel: Replace msr(0x198) with msr(IA32_PERF_STATUS)Elyes HAOUAS
2017-11-23Constify struct cpu_device_id instancesJonathan Neuschäfer
2017-11-07cpu/intel: Add Intel FCBGA1023 socket supportHal Martin
2017-11-04cpu/intel/speedstep: Emit PPKG object for first packageNico Huber
2017-10-29cpu/intel/model_1067x: Select UDELAY_LAPICArthur Heymans
2017-10-04chromeec: Remove checks for EC in RODaisuke Nojiri
2017-09-12cpu/intel/slot_1: Increase CAR size to 8KiBKeith Hui
2017-09-12cpu/intel/car/cache_as_ram.inc: Fix long standing issuesKeith Hui
2017-09-12cpu/intel/car/cache_as_ram.inc: Remove unused codeKeith Hui
2017-09-12cpu/intel/car/cache_as_ram.inc: Remove broken HT codeKeith Hui
2017-09-11cpu/x86/mp_init: remove adjust_cpu_apic_entry()Aaron Durbin
2017-09-08intel/car: Fix stack guard placementKyösti Mälkki
2017-08-19intel/smm/gen1: Backup default SMM areaKyösti Mälkki
2017-08-19arch/x86: Clean up CONFIG_SMP and MAX_CPUS testKyösti Mälkki
2017-07-13Rename __attribute__((packed)) --> __packedStefan Reinauer
2017-07-06cpu/intel/haswell: Fix undefined behaviorRyan Salsamendi
2017-06-28cpu/intel: add IS_ENABLED() around Kconfig symbol referencesMartin Roth
2017-06-28cpu/intel/pineview: Include speedstepArthur Heymans
2017-06-28cpu/*: Add whitespace around '<<'Elyes HAOUAS
2017-06-16haswell: add CBMEM_MEMINFO table when initing RAMMatt DeVillier
2017-06-09cpu/intel/model_206ax: Use tsc monotonic timerPatrick Rudolph
2017-06-07Use more secure HTTPS URLs for coreboot sitesPaul Menzel
2017-05-16cpu/intel/turbo: Add option to disable turboSubrata Banik
2017-03-16cpu/intel: Fix the remaining issues detected by checkpatchLee Leahy
2017-03-16cpu/intel: Wrap lines at 80 columnsLee Leahy
2017-03-16cpu/intel: Fix brace issues detected by checkpatch.plLee Leahy
2017-03-16cpu/intel: Add int to unsignedLee Leahy
2017-03-16cpu/intel: Fix the spacing issuesLee Leahy
2017-03-16cpu/intel: Indent with tabsLee Leahy
2017-03-09cpu/intel/model_6{e,f}x: Unify init filesPaul Menzel
2017-02-22src/cpu/intel: Add license headers to all filesMartin Roth
2017-01-10cpu/intel/model_6fx: Add Conroe-L to cpu_device_id listArthur Heymans
2016-12-27cpu/intel/common: Add/Use common function to set virtualizationMatt DeVillier