| Age | Commit message (Expand) | Author |
|---|---|---|
| 2019-01-15 | cpu/intel/socket_FCBGA559: Use the non-evict cache as ram setup | Arthur Heymans |
| 2016-12-18 | intel cache-as-ram: Move DCACHE_RAM_BASE | Kyösti Mälkki |
| 2015-11-24 | cpu/intel/socket_FCBGA559: Add new socket for Atom D5xx | Damien Zammit |
 |
index : coreboot.git | |
| my copy of coreboot | User & |
| summaryrefslogtreecommitdiff |