aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/intel/smm/gen1/smmrelocate.c
AgeCommit message (Expand)Author
2018-10-24cpu/intel/smm: Don't make assumptions on TSEG_SIZEArthur Heymans
2018-10-11src: Move common IA-32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS
2018-10-08Move compiler.h to commonlibNico Huber
2018-09-28src/*: normalize Google copyright headersPatrick Georgi
2018-08-09cpu/intel/smm: Make sure SMRR base is aligned to SMRR sizeArthur Heymans
2018-07-30nb/intel/gm45: Use common code for SMM in TSEGArthur Heymans
2018-07-30cpu/intel/smm/gen1: Use correct MSR for model_6fx and model_1067xArthur Heymans
2018-07-24cpu/x86/mtrr.h: Rename MSR SMRR_PHYS_x to IA32_SMRR_PHYSxArthur Heymans
2018-04-11Revert "model_206ax: Use parallel MP init"Arthur Heymans
2018-04-11model_206ax: Use parallel MP initArthur Heymans
2018-04-10cpu/intel/sandybridge: Put stage cache into TSEGArthur Heymans
2017-08-19intel/smm/gen1: Backup default SMM areaKyösti Mälkki
2017-07-13Rename __attribute__((packed)) --> __packedStefan Reinauer
2017-06-28cpu/*: Add whitespace around '<<'Elyes HAOUAS
2017-03-16cpu/intel: Wrap lines at 80 columnsLee Leahy
2017-03-16cpu/intel: Fix brace issues detected by checkpatch.plLee Leahy
2017-03-16cpu/intel: Indent with tabsLee Leahy
2016-10-11cpu/intel/smm: Use CONFIG_SMM_TSEG_SIZENico Huber
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-15cpu/mtrr.h: Fix macro names for MTRR registersAlexandru Gagniuc
2015-06-09Create i945-ivy smm tseg init based on ivy code.Vladimir Serbinenko
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-05 21:13:05 +0000