summaryrefslogtreecommitdiff
path: root/src/cpu/intel/model_206ax/model_206ax.h
AgeCommit message (Expand)Author
2023-11-20nb/intel/sandybridge: Use SA devid to identify PC typePatrick Rudolph
2023-11-20cpu/intel/model_206ax: Lock MSR_PP_CURRENT_CONFIGPatrick Rudolph
2023-10-06cpu/intel/model_206ax: Use haswell cstate_mapPatrick Rudolph
2022-11-08cpu: Include <cpu/cpu.h> instead of <arch/cpu.h>Elyes Haouas
2020-12-25cpu/intel/model_206ax: Add more CPU steppingsAngel Pons
2020-12-25nb/intel/sandybridge: Move steppings to CPU headerAngel Pons
2020-12-12nb/intel/sandybridge: Clean up stepping logicAngel Pons
2020-10-24{cpu,soc}/intel: deduplicate cpu codeMichael Niewöhner
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-04-04src/cpu: Use SPDX for GPL-2.0-only filesAngel Pons
2019-11-08arch/x86: Drop some __SMM__ guardsKyösti Mälkki
2019-09-10AUTHORS: Move src/cpu/intel copyrights into AUTHORS fileMartin Roth
2019-08-07intel/nehalem,sandybridge: Move stage_cache support functionKyösti Mälkki
2019-06-21cpu/intel/{haswell,model_206{5,a}x}: Use MSR_CORE_THREAD_COUNT for msr at 0x35Elyes HAOUAS
2019-01-22cpu/intel/model_206ax: Use parallel MP initArthur Heymans
2018-10-30src: Add missing include <stdint.h>Elyes HAOUAS
2018-10-11src: Move common IA-32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS
2018-09-26cpu/intel/model_206ax: detect number of MCE banksDan Elkouby
2018-07-28intel/sandybridge: Don't hardcode platform typePatrick Rudolph
2018-04-11Revert "model_206ax: Use parallel MP init"Arthur Heymans
2018-04-11model_206ax: Use parallel MP initArthur Heymans
2018-04-10cpu/intel/sandybridge: Put stage cache into TSEGArthur Heymans
2017-03-16cpu/intel: Indent with tabsLee Leahy
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-05-28Migrate 206ax to SMM_MODULESVladimir Serbinenko
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2013-05-10Drop prototype guarding for romccStefan Reinauer
2013-02-09speedstep: Deduplicate some MSR identifiersPatrick Georgi
2012-07-26CPU: Add option to set TCC activation offsetDuncan Laurie
2012-07-25Fix comment to reference IvyBridge, tooStefan Reinauer
2012-07-24CPU: Set flex ratio to nominal TDP ratio in bootblockDuncan Laurie
2012-07-24CPU: Update ivybridge PP1 current limit valueDuncan Laurie
2012-07-24CPU: Add basic support for Nominal Configurable TDPDuncan Laurie
2012-04-05Add support for Intel Sandybridge CPUStefan Reinauer
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 11:12:29 +0000