summaryrefslogtreecommitdiff
path: root/src/cpu/intel/model_206ax/Kconfig
AgeCommit message (Expand)Author
2018-04-10cpu/intel/sandybridge: Put stage cache into TSEGArthur Heymans
2017-06-09cpu/intel/model_206ax: Use tsc monotonic timerPatrick Rudolph
2016-12-27cpu/intel/common: Add/Use common function to set virtualizationMatt DeVillier
2016-11-20intel sandy/ivy: Increase XIP cache with USE_NATIVE_RAMINITKyösti Mälkki
2015-10-31sandybridge: Disable parallel CPU initializationNico Huber
2015-05-28smm: Merge configs SMM_MODULES and SMM_TSEGVladimir Serbinenko
2015-05-28Migrate 206ax to SMM_MODULESVladimir Serbinenko
2015-01-27vboot2: add verstageStefan Reinauer
2014-07-05intel: Make monotonic timer a first class citizenEdward O'Callaghan
2014-05-10Replace SERIAL_CPU_INIT with PARALLEL_CPU_INITKyösti Mälkki
2014-05-06Introduce stage-specific architecture for corebootFurquan Shaikh
2014-05-03Move ARCH_* from board/Kconfig to cpu or soc Kconfig.Furquan Shaikh
2014-01-23intel/microcode: Remove leftover MICROCODE_INCLUDE_PATH.Vladimir Serbinenko
2013-12-13cpu: Rename CPU_MICROCODE_IN_CBFS to SUPPORT_CPU_UCODE_IN_CBFSAlexandru Gagniuc
2012-11-12Revert "Remove code that enables/disables VMX in coreboot on chromebooks."Marc Jones
2012-09-05buildsystem: Make CPU microcode updating more configurableAlexandru Gagniuc
2012-08-09Synchronize rdtsc instructionsStefan Reinauer
2012-07-31Revert "Use broadcast SIPI to startup siblings"Sven Schnelle
2012-07-31Revert "remove CONFIG_SERIAL_CPU_INIT"Sven Schnelle
2012-07-26Drop CONFIG_CPU_MODEL_NAME and fix CPU name displayed in logsStefan Reinauer
2012-07-26Enable Microcode in CBFS for all SandyBridge/IvyBridge systemsStefan Reinauer
2012-07-24Config changes to support microcode in CBFSVadim Bendebury
2012-07-24Remove code that enables/disables VMX in coreboot on chromebooks.Ronald G. Minnich
2012-07-02remove CONFIG_SERIAL_CPU_INITSven Schnelle
2012-07-02Use broadcast SIPI to startup siblingsSven Schnelle
2012-05-29Drop config variable CPU_MODEL_INDEXStefan Reinauer
2012-04-05Add support for Intel Sandybridge CPUStefan Reinauer
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-09 09:19:19 +0000