index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
intel
/
car
/
non-evict
/
Kconfig
Age
Commit message (
Expand
)
Author
2019-01-15
cpu/intel/socket_FCBGA559: Use the non-evict cache as ram setup
Arthur Heymans
