summaryrefslogtreecommitdiff
path: root/src/cpu/amd/car/cache_as_ram.inc
AgeCommit message (Expand)Author
2015-03-07AMD: Uniformly define MSRs for TOP_MEM and TOP_MEM2Kyösti Mälkki
2014-11-14AMD (K8/fam10): Rewrite CAR migration in post_cache_as_ramKyösti Mälkki
2014-04-09cpu/amd/car: Use define MSR_MCFG_BASE rather than hardcoded valuePatrick Georgi
2013-12-02amd/car/post_cache_as_ram: Switch stack in assembly rather than in CVladimir Serbinenko
2013-03-01GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel
2012-11-28amdk8/amdfam10: Use CAR_GLOBAL for sysinfoPatrick Georgi
2012-04-25Replace cache control magic numbers with symbolsPatrick Georgi
2012-02-17Remove whitespace.Patrick Georgi
2011-11-01Remove XIP_ROM_BASEPatrick Georgi
2011-10-30Fix slow CAR execution introduced by 7c7d87182feb78cb2bc02fb3558bef56a41682c9Rudolf Marek
2011-10-28Get rid of AUTO_XIP_ROM_BASEPatrick Georgi
2011-04-21more ifdef -> if fixesStefan Reinauer
2011-04-14Use symbolic names for some MTRR bits instead of numbers in CAR codeStefan Reinauer
2011-02-10According to AMD documentation, cache type WP should be used forScott Duplichan
2011-01-19Revert r5902 to make code more readable again. At least three people like toStefan Reinauer
2010-10-19For AMD family 10h processors, msr c0010058 is always programmedScott Duplichan
2010-10-12Reduce duplicate definition in CAR code.Warren Turkal
2010-10-02Add comments to make it clear why these two lines are written like that:Uwe Hermann
2010-10-01Factor out common CAR asm snippets.Uwe Hermann
2010-10-01Add missing parenthesis (trivial).Uwe Hermann
2010-10-01CAR simplifications, typos, readability improvements (trivial).Uwe Hermann
2010-09-30Various cosmetic and coding style fixes in CAR code (trivial).Uwe Hermann
2010-09-30Use existing, readable MTRR #defines instead of hardcoding numbers.Uwe Hermann
2010-09-14This patch corrects a coding error in the original implementationScott Duplichan
2010-09-13CONFIG_MMCONF_SUPPORT is always defined. Fix build.Myles Watson
2010-09-13Move initialization of MMCONF BAR to cache_as_ram setup phase, in orderArne Georg Gleditsch
2010-07-08Fix all warnings in the tree Stefan Reinauer
2010-06-07replace outb -> port 0x80 with post_code() in some places.Stefan Reinauer
2010-03-18Remove remaining uses ofPatrick Georgi
2010-03-11Replace spaces with tabs. Trivial.Myles Watson
2010-01-05- Let AMD CAR code pick the right XIP areaRudolf Marek
2009-10-26Define some variables that were not defined. There are a couple left.Myles Watson
2009-10-23White space and comment fixes for cache_as_ram.inc files so it's easier to spotMyles Watson
2009-10-16Change CONFIG_LB_MEM_TOPK to CONFIG_RAMTOP to match CONFIG_RAMBASE.Myles Watson
2009-10-14White space and typo fixes. This makes it easier to compare the s2895 & s2892.Myles Watson
2009-06-30This patch unifies the use of config options in v2 to all start with CONFIG_Stefan Reinauer
2009-06-06Fix for Erratum 343 for AMD Fam10h CPUs.Marco Schmidt
2009-02-17Unify CAR so the same compiled code does the right thing on bothPatrick Georgi
2008-01-18Please bear with me - another rename checkin. This qualifies as trivial, noStefan Reinauer
2008-01-10Add a workaround for a bug in some binutils version which strictlyCarl-Daniel Hailfinger
2008-01-10This patch introduces 4k CAR size granularity for the AMD x86 CAR code.Carl-Daniel Hailfinger
2008-01-08Remove some DOS line endings accidentially introduced in r3014.Carl-Daniel Hailfinger
2007-12-19Initial AMD Barcelona support for rev Bx.Marc Jones
2007-12-19Whitespace and other code cleanup in peperation for AMD Barcelona support.Marc Jones
2006-10-04AMD Rev F supportYinghai Lu
2006-04-03new cache_as_ram support Yinghai Lu
2005-12-14support HDT disassembly when cache as ram auto stageYinghai Lu
2005-12-01Applying 11_26_car_tyan.diff from Yinghai Lu.Stefan Reinauer
2005-11-23CAR patch from YH LURonald G. Minnich
2005-07-06Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-51arch import user (historical)
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-17 12:29:05 +0000