summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/brya/variants/riven/Makefile.mk1
-rw-r--r--src/mainboard/google/brya/variants/riven/ramstage.c12
2 files changed, 13 insertions, 0 deletions
diff --git a/src/mainboard/google/brya/variants/riven/Makefile.mk b/src/mainboard/google/brya/variants/riven/Makefile.mk
index 86ba20d3c3..393ccfdf1c 100644
--- a/src/mainboard/google/brya/variants/riven/Makefile.mk
+++ b/src/mainboard/google/brya/variants/riven/Makefile.mk
@@ -6,3 +6,4 @@ romstage-y += gpio.c
ramstage-$(CONFIG_FW_CONFIG) += fw_config.c
ramstage-$(CONFIG_FW_CONFIG) += variant.c
ramstage-y += gpio.c
+ramstage-y += ramstage.c
diff --git a/src/mainboard/google/brya/variants/riven/ramstage.c b/src/mainboard/google/brya/variants/riven/ramstage.c
new file mode 100644
index 0000000000..5ed9a37f72
--- /dev/null
+++ b/src/mainboard/google/brya/variants/riven/ramstage.c
@@ -0,0 +1,12 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+
+#include <console/console.h>
+#include <soc/ramstage.h>
+
+void mainboard_silicon_init_params(FSP_S_CONFIG *params)
+{
+ /* Refer to FSP Silicon (soc/intel/alderlake/fsp_params.c)
+ VccIn Aux Imon IccMax. Values are in 1/4 Amp increments */
+ params->VccInAuxImonIccImax = 100; /* 25000(25A) * 4 / 1000 */
+ printk(BIOS_INFO, "Override VccInAuxImonIccImax = %d\n", params->VccInAuxImonIccImax);
+}