aboutsummaryrefslogtreecommitdiff
path: root/src/vendorcode/amd/agesa/f16kb/Proc/Mem/NB/mnphy.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/vendorcode/amd/agesa/f16kb/Proc/Mem/NB/mnphy.c')
-rw-r--r--src/vendorcode/amd/agesa/f16kb/Proc/Mem/NB/mnphy.c3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/vendorcode/amd/agesa/f16kb/Proc/Mem/NB/mnphy.c b/src/vendorcode/amd/agesa/f16kb/Proc/Mem/NB/mnphy.c
index 356d4e3918..c20d5a2fd0 100644
--- a/src/vendorcode/amd/agesa/f16kb/Proc/Mem/NB/mnphy.c
+++ b/src/vendorcode/amd/agesa/f16kb/Proc/Mem/NB/mnphy.c
@@ -487,8 +487,7 @@ MemNcmnGetSetTrainDlyUnb (
} else if (Rank) {
Index += 0x60;
}
- // break is not being used here because AccessRdDqsDly and AccessWrDatDly also need
- // to run AccessPhRecDly sequence.
+ // fall through - AccessRdDqsDly and AccessWrDatDly also need to run AccessPhRecDly sequence
case AccessPhRecDly:
Index += (Byte / 4);
Offset = 8 * (Byte % 4);