aboutsummaryrefslogtreecommitdiff
path: root/src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevD
diff options
context:
space:
mode:
Diffstat (limited to 'src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevD')
-rw-r--r--src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevD/HY/Makefile.inc14
-rw-r--r--src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevD/Makefile.inc10
2 files changed, 24 insertions, 0 deletions
diff --git a/src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevD/HY/Makefile.inc b/src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevD/HY/Makefile.inc
new file mode 100644
index 0000000000..4883524f4c
--- /dev/null
+++ b/src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevD/HY/Makefile.inc
@@ -0,0 +1,14 @@
+libagesa-y += F10HyEquivalenceTable.c
+libagesa-y += F10HyEquivalenceTable.c
+libagesa-y += F10HyHtPhyTables.c
+libagesa-y += F10HyHtPhyTables.c
+libagesa-y += F10HyInitEarlyTable.c
+libagesa-y += F10HyInitEarlyTable.c
+libagesa-y += F10HyLogicalIdTables.c
+libagesa-y += F10HyLogicalIdTables.c
+libagesa-y += F10HyMicrocodePatchTables.c
+libagesa-y += F10HyMicrocodePatchTables.c
+libagesa-y += F10HyMsrTables.c
+libagesa-y += F10HyMsrTables.c
+libagesa-y += F10HyPciTables.c
+libagesa-y += F10HyPciTables.c
diff --git a/src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevD/Makefile.inc b/src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevD/Makefile.inc
new file mode 100644
index 0000000000..508a63152a
--- /dev/null
+++ b/src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevD/Makefile.inc
@@ -0,0 +1,10 @@
+libagesa-y += F10MicrocodePatch010000c5.c
+libagesa-y += F10MicrocodePatch010000c5.c
+libagesa-y += F10MicrocodePatch010000d9.c
+libagesa-y += F10MicrocodePatch010000d9.c
+libagesa-y += F10RevDL3Features.c
+libagesa-y += F10RevDL3Features.c
+libagesa-y += F10RevDMsgBasedC1e.c
+libagesa-y += F10RevDMsgBasedC1e.c
+libagesa-y += F10RevDUtilities.c
+libagesa-y += F10RevDUtilities.c