aboutsummaryrefslogtreecommitdiff
path: root/src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/Makefile.inc
diff options
context:
space:
mode:
Diffstat (limited to 'src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/Makefile.inc')
-rw-r--r--src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/Makefile.inc34
1 files changed, 34 insertions, 0 deletions
diff --git a/src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/Makefile.inc b/src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/Makefile.inc
new file mode 100644
index 0000000000..75f7c1ccd4
--- /dev/null
+++ b/src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/Makefile.inc
@@ -0,0 +1,34 @@
+libagesa-y += F10InitEarlyTable.c
+libagesa-y += F10IoCstate.c
+libagesa-y += F10MultiLinkPciTables.c
+libagesa-y += F10PmAsymBoostInit.c
+libagesa-y += F10PmDualPlaneOnlySupport.c
+libagesa-y += F10PmNbCofVidInit.c
+libagesa-y += F10PmNbPstateInit.c
+libagesa-y += F10SingleLinkPciTables.c
+libagesa-y += cpuCommonF10Utilities.c
+libagesa-y += cpuF10BrandId.c
+libagesa-y += cpuF10BrandIdAm3.c
+libagesa-y += cpuF10BrandIdAsb2.c
+libagesa-y += cpuF10BrandIdC32.c
+libagesa-y += cpuF10BrandIdFr1207.c
+libagesa-y += cpuF10BrandIdG34.c
+libagesa-y += cpuF10BrandIdS1g3.c
+libagesa-y += cpuF10BrandIdS1g4.c
+libagesa-y += cpuF10CacheDefaults.c
+libagesa-y += cpuF10CacheFlushOnHalt.c
+libagesa-y += cpuF10Cpb.c
+libagesa-y += cpuF10Dmi.c
+libagesa-y += cpuF10EarlyInit.c
+libagesa-y += cpuF10FeatureLeveling.c
+libagesa-y += cpuF10HtPhyTables.c
+libagesa-y += cpuF10MsrTables.c
+libagesa-y += cpuF10PciTables.c
+libagesa-y += cpuF10PowerCheck.c
+libagesa-y += cpuF10PowerMgmtSystemTables.c
+libagesa-y += cpuF10PowerPlane.c
+libagesa-y += cpuF10Pstate.c
+libagesa-y += cpuF10SoftwareThermal.c
+libagesa-y += cpuF10Utilities.c
+libagesa-y += cpuF10WheaInitDataTables.c
+libagesa-y += cpuF10WorkaroundsTable.c