summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82870/82870.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/i82870/82870.h')
-rw-r--r--src/southbridge/intel/i82870/82870.h16
1 files changed, 16 insertions, 0 deletions
diff --git a/src/southbridge/intel/i82870/82870.h b/src/southbridge/intel/i82870/82870.h
new file mode 100644
index 0000000000..c8adb0eb95
--- /dev/null
+++ b/src/southbridge/intel/i82870/82870.h
@@ -0,0 +1,16 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+/* for io APIC 1461 */
+#define MBAR 0x10
+#define ABAR 0x40
+
+/* for pci bridge 1460 */
+#define MTT 0x042
+#define HCCR 0x0f0
+#define ACNF 0x0e0
+#define STRP 0x44 // Strap status register
+
+#define STRP_EN133 0x0001 // 133 MHz-capable (Px_133EN)
+#define STRP_HPCAP 0x0002 // Hot-plug capable (Hx_SLOT zero/nonzero)
+
+#define ACNF_SYNCPH 0x0010 // PCI(-X) input clock is synchronous to hub input clock