aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801jx/pcie.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/i82801jx/pcie.c')
-rw-r--r--src/southbridge/intel/i82801jx/pcie.c4
1 files changed, 1 insertions, 3 deletions
diff --git a/src/southbridge/intel/i82801jx/pcie.c b/src/southbridge/intel/i82801jx/pcie.c
index dba1a6519e..df3140a543 100644
--- a/src/southbridge/intel/i82801jx/pcie.c
+++ b/src/southbridge/intel/i82801jx/pcie.c
@@ -20,9 +20,7 @@ static void pci_init(struct device *dev)
printk(BIOS_DEBUG, "Initializing ICH10 PCIe root port.\n");
/* Enable Bus Master */
- reg32 = pci_read_config32(dev, PCI_COMMAND);
- reg32 |= PCI_COMMAND_MASTER;
- pci_write_config32(dev, PCI_COMMAND, reg32);
+ pci_or_config16(dev, PCI_COMMAND, PCI_COMMAND_MASTER);
/* Set Cache Line Size to 0x10 */
// This has no effect but the OS might expect it