aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801bx/i82801bx_lpc.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/i82801bx/i82801bx_lpc.c')
-rw-r--r--src/southbridge/intel/i82801bx/i82801bx_lpc.c8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/southbridge/intel/i82801bx/i82801bx_lpc.c b/src/southbridge/intel/i82801bx/i82801bx_lpc.c
index 241eb52f4c..8b5e4af21a 100644
--- a/src/southbridge/intel/i82801bx/i82801bx_lpc.c
+++ b/src/southbridge/intel/i82801bx/i82801bx_lpc.c
@@ -72,7 +72,7 @@ typedef struct southbridge_intel_i82801bx_config config_t;
* specific IRQ values in your mainboards Config.lb.
*/
-void i82801bx_enable_apic(struct device *dev)
+static void i82801bx_enable_apic(struct device *dev)
{
uint32_t reg32;
volatile uint32_t *ioapic_index = (volatile uint32_t *)0xfec00000;
@@ -106,7 +106,7 @@ void i82801bx_enable_apic(struct device *dev)
*ioapic_data = 1; /* Use Processor System Bus to deliver interrupts. */
}
-void i82801bx_enable_serial_irqs(struct device *dev)
+static void i82801bx_enable_serial_irqs(struct device *dev)
{
/* Set packet length and toggle silent mode bit. */
pci_write_config8(dev, SERIRQ_CNTL,
@@ -211,7 +211,7 @@ static void gpio_init(device_t dev)
pci_write_config8(dev, GPIO_CNTL, 0x10);
}
-void i82801bx_rtc_init(struct device *dev)
+static void i82801bx_rtc_init(struct device *dev)
{
uint8_t reg8;
uint32_t reg32;
@@ -231,7 +231,7 @@ void i82801bx_rtc_init(struct device *dev)
pci_write_config8(dev, RTC_CONF, 0x04);
}
-void i82801bx_lpc_route_dma(struct device *dev, uint8_t mask)
+static void i82801bx_lpc_route_dma(struct device *dev, uint8_t mask)
{
uint16_t reg16;
int i;