aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/amd/sb600/sb600_early_setup.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/amd/sb600/sb600_early_setup.c')
-rw-r--r--src/southbridge/amd/sb600/sb600_early_setup.c12
1 files changed, 5 insertions, 7 deletions
diff --git a/src/southbridge/amd/sb600/sb600_early_setup.c b/src/southbridge/amd/sb600/sb600_early_setup.c
index 50acc0e59b..7f588e9ce7 100644
--- a/src/southbridge/amd/sb600/sb600_early_setup.c
+++ b/src/southbridge/amd/sb600/sb600_early_setup.c
@@ -18,24 +18,22 @@
*/
#include <arch/cpu.h>
+#include "sb600.h"
#include "sb600_smbus.c"
#define SMBUS_IO_BASE 0x1000 /* Is it a temporary SMBus I/O base address? */
/*SIZE 0x40 */
-
-/* Copied from sb600.c
-* 0xCD6-0xCD7 is power management I/O register.*/
static void pmio_write(u8 reg, u8 value)
{
- outb(reg, 0xCD6);
- outb(value, 0xCD6 + 1);
+ outb(reg, PM_INDEX);
+ outb(value, PM_INDEX + 1);
}
static u8 pmio_read(u8 reg)
{
- outb(reg, 0xCD6);
- return inb(0xCD6 + 1);
+ outb(reg, PM_INDEX);
+ return inb(PM_INDEX + 1);
}
/* Get SB ASIC Revision.*/