aboutsummaryrefslogtreecommitdiff
path: root/src/soc/nvidia/tegra132/ramstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/nvidia/tegra132/ramstage.c')
-rw-r--r--src/soc/nvidia/tegra132/ramstage.c53
1 files changed, 0 insertions, 53 deletions
diff --git a/src/soc/nvidia/tegra132/ramstage.c b/src/soc/nvidia/tegra132/ramstage.c
deleted file mode 100644
index fec31c4686..0000000000
--- a/src/soc/nvidia/tegra132/ramstage.c
+++ /dev/null
@@ -1,53 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright 2014 Google Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- */
-
-#include <arch/stages.h>
-#include <gic.h>
-#include <soc/addressmap.h>
-#include <soc/clock.h>
-#include <soc/mc.h>
-#include <soc/mmu_operations.h>
-
-static void lock_down_vpr(void)
-{
- struct tegra_mc_regs *regs = (void *)(uintptr_t)TEGRA_MC_BASE;
-
- write32(&regs->video_protect_bom, 0);
- write32(&regs->video_protect_size_mb, 0);
- write32(&regs->video_protect_reg_ctrl, 1);
-}
-
-/* Tegra-specific entry point, called from assembly in stage_entry.S */
-void ramstage_entry(void);
-void ramstage_entry(void)
-{
- /* TODO: Is this still needed? */
- gic_init();
-
- /* TODO: Move TrustZone setup to BL31? */
- trustzone_region_init();
-
- tegra132_mmu_init();
-
- clock_cpu0_config();
-
- clock_init_arm_generic_timer();
-
- /* Lock down VPR */
- lock_down_vpr();
-
- /* Jump to boot state machine in common code. */
- main();
-}