summaryrefslogtreecommitdiff
path: root/src/soc/mediatek/common/include
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/mediatek/common/include')
-rw-r--r--src/soc/mediatek/common/include/soc/dramc_param.h152
1 files changed, 0 insertions, 152 deletions
diff --git a/src/soc/mediatek/common/include/soc/dramc_param.h b/src/soc/mediatek/common/include/soc/dramc_param.h
deleted file mode 100644
index 7794a7317f..0000000000
--- a/src/soc/mediatek/common/include/soc/dramc_param.h
+++ /dev/null
@@ -1,152 +0,0 @@
-/* SPDX-License-Identifier: GPL-2.0-only */
-
-#ifndef __SOC_MEDIATEK_DRAMC_PARAM_H__
-#define __SOC_MEDIATEK_DRAMC_PARAM_H__
-
-/*
- * NOTE: This file is shared between coreboot and dram blob. Any change in this
- * file should be synced to the other repository.
- */
-
-#include <stdint.h>
-#include <sys/types.h>
-#include <soc/dramc_soc.h>
-
-#define DRAMC_PARAM_HEADER_VERSION 6
-
-enum DRAMC_PARAM_STATUS_CODES {
- DRAMC_SUCCESS = 0,
- DRAMC_ERR_INVALID_VERSION,
- DRAMC_ERR_INVALID_SIZE,
- DRAMC_ERR_INVALID_FLAGS,
- DRAMC_ERR_RECALIBRATE,
- DRAMC_ERR_INIT_DRAM,
- DRAMC_ERR_COMPLEX_RW_MEM_TEST,
- DRAMC_ERR_1ST_COMPLEX_RW_MEM_TEST,
- DRAMC_ERR_2ND_COMPLEX_RW_MEM_TEST,
- DRAMC_ERR_FAST_CALIBRATION,
-};
-
-enum DRAMC_PARAM_FLAGS {
- DRAMC_FLAG_HAS_SAVED_DATA = 0x0001,
-};
-
-enum SDRAM_DVFS_FLAG {
- DRAMC_DISABLE_DVFS,
- DRAMC_ENABLE_DVFS,
-};
-
-enum SDRAM_DDR_TYPE {
- DDR_TYPE_DISCRETE,
- DDR_TYPE_EMCP,
-};
-
-enum SDRAM_DDR_GEOMETRY_TYPE {
- DDR_TYPE_2CH_2RK_4GB_2_2,
- DDR_TYPE_2CH_2RK_6GB_3_3,
- DDR_TYPE_2CH_2RK_8GB_4_4_BYTE,
- DDR_TYPE_2CH_1RK_4GB_4_0,
- DDR_TYPE_2CH_2RK_6GB_2_4,
- DDR_TYPE_2CH_2RK_8GB_4_4,
-};
-
-enum SDRAM_VOLTAGE_TYPE {
- SDRAM_VOLTAGE_NVCORE_NVDRAM,
- SDRAM_VOLTAGE_HVCORE_HVDRAM,
- SDRAM_VOLTAGE_LVCORE_LVDRAM,
-};
-
-struct dramc_param_header {
- u16 version; /* DRAMC_PARAM_HEADER_VERSION, update in the coreboot */
- u16 size; /* size of whole dramc_param, update in the coreboot */
- u16 status; /* DRAMC_PARAM_STATUS_CODES, update in the dram blob */
- u16 flags; /* DRAMC_PARAM_FLAGS, update in the dram blob */
-};
-
-struct sdram_info {
- u32 ddr_type; /* SDRAM_DDR_TYPE */
- u32 ddr_geometry; /* SDRAM_DDR_GEOMETRY_TYPE */
-};
-
-struct sdram_params {
- u32 rank_num;
- u16 num_dlycell_perT;
- u16 delay_cell_timex100;
-
- /* duty */
- s8 duty_clk_delay[CHANNEL_MAX][RANK_MAX];
- s8 duty_dqs_delay[CHANNEL_MAX][DQS_NUMBER_LP4];
- s8 duty_wck_delay[CHANNEL_MAX][DQS_NUMBER_LP4];
- s8 duty_dq_delay[CHANNEL_MAX][DQS_NUMBER_LP4];
- s8 duty_dqm_delay[CHANNEL_MAX][DQS_NUMBER_LP4];
-
- /* CBT */
- u8 cbt_final_vref[CHANNEL_MAX][RANK_MAX];
- s8 cbt_cmd_dly[CHANNEL_MAX][RANK_MAX];
- u8 cbt_cs_dly[CHANNEL_MAX][RANK_MAX];
- u8 cbt_ca_prebit_dly[CHANNEL_MAX][RANK_MAX][DQS_BIT_NUMBER];
-
- /* write leveling */
- u8 wr_level[CHANNEL_MAX][RANK_MAX][DQS_NUMBER_LP4];
-
- /* Gating */
- u8 gating_MCK[CHANNEL_MAX][RANK_MAX][DQS_NUMBER_LP4];
- u8 gating_UI[CHANNEL_MAX][RANK_MAX][DQS_NUMBER_LP4];
- u8 gating_PI[CHANNEL_MAX][RANK_MAX][DQS_NUMBER_LP4];
- u8 gating_pass_count[CHANNEL_MAX][RANK_MAX][DQS_NUMBER_LP4];
-
- /* TX perbit */
- u8 tx_window_vref[CHANNEL_MAX][RANK_MAX];
- u16 tx_center_min[CHANNEL_MAX][RANK_MAX][DQS_NUMBER_LP4];
- u16 tx_center_max[CHANNEL_MAX][RANK_MAX][DQS_NUMBER_LP4];
- u16 tx_win_center[CHANNEL_MAX][RANK_MAX][DQ_DATA_WIDTH_LP4];
-
- /* rx datlat */
- u8 rx_datlat[CHANNEL_MAX][RANK_MAX];
-
- /* RX perbit */
- u8 rx_best_vref[CHANNEL_MAX][RANK_MAX][DQS_NUMBER_LP4];
- u16 rx_perbit_dqs[CHANNEL_MAX][RANK_MAX][DQS_NUMBER_LP4];
- u16 rx_perbit_dqm[CHANNEL_MAX][RANK_MAX][DQS_NUMBER_LP4];
- u16 rx_perbit_dq[CHANNEL_MAX][RANK_MAX][DQ_DATA_WIDTH_LP4];
-
- /* TX OE */
- u8 tx_oe_dq_mck[CHANNEL_MAX][RANK_MAX][DQS_NUMBER_LP4];
- u8 tx_oe_dq_ui[CHANNEL_MAX][RANK_MAX][DQS_NUMBER_LP4];
-};
-
-struct emi_mdl {
- u32 cona_val;
- u32 conh_val;
- u32 conf_val;
- u32 chn_cona_val;
-};
-
-struct ddr_base_info {
- u32 config_dvfs; /* SDRAM_DVFS_FLAG */
- struct sdram_info sdram;
- u32 voltage_type; /* SDRAM_VOLTAGE_TYPE */
- u32 support_ranks;
- u64 rank_size[RANK_MAX];
- struct emi_mdl emi_config;
- DRAM_CBT_MODE_T cbt_mode[RANK_MAX];
-};
-
-struct dramc_data {
- struct ddr_base_info ddr_info;
- struct sdram_params freq_params[DRAM_DFS_SHU_MAX];
-};
-
-struct dramc_param {
- struct dramc_param_header header;
- void (*do_putc)(unsigned char c);
- struct dramc_data dramc_datas;
-};
-
-const struct sdram_info *get_sdram_config(void);
-struct dramc_param *get_dramc_param_from_blob(void *blob);
-void dump_param_header(const void *blob);
-int validate_dramc_param(const void *blob);
-int is_valid_dramc_param(const void *blob);
-int initialize_dramc_param(void *blob);
-#endif /* __SOC_MEDIATEK_DRAMC_PARAM_H__ */