summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/meteorlake/romstage/romstage.c7
1 files changed, 5 insertions, 2 deletions
diff --git a/src/soc/intel/meteorlake/romstage/romstage.c b/src/soc/intel/meteorlake/romstage/romstage.c
index 3df480c3f5..1f1cfd6138 100644
--- a/src/soc/intel/meteorlake/romstage/romstage.c
+++ b/src/soc/intel/meteorlake/romstage/romstage.c
@@ -129,8 +129,11 @@ void mainboard_romstage_entry(void)
/* Initialize HECI interface */
cse_init(HECI1_BASE_ADDRESS);
- if (!s3wake && CONFIG(SOC_INTEL_CSE_LITE_SKU))
- cse_fw_sync();
+ if (!s3wake && CONFIG(SOC_INTEL_CSE_LITE_SKU)) {
+ cse_fill_bp_info();
+ if (CONFIG(SOC_INTEL_CSE_LITE_SYNC_IN_ROMSTAGE))
+ cse_fw_sync();
+ }
/* Update coreboot timestamp table with CSE timestamps */
if (CONFIG(SOC_INTEL_CSE_PRE_CPU_RESET_TELEMETRY))