summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/tigerlake/chip.h4
-rw-r--r--src/soc/intel/tigerlake/romstage/fsp_params.c13
2 files changed, 11 insertions, 6 deletions
diff --git a/src/soc/intel/tigerlake/chip.h b/src/soc/intel/tigerlake/chip.h
index 5892829ef4..ed09aaa936 100644
--- a/src/soc/intel/tigerlake/chip.h
+++ b/src/soc/intel/tigerlake/chip.h
@@ -216,10 +216,6 @@ struct soc_intel_tigerlake_config {
uint8_t TcssXhciEn;
uint8_t TcssXdciEn;
- /* TCSS DMA */
- uint8_t TcssDma0En;
- uint8_t TcssDma1En;
-
/*
* IOM Port Config
* If a port orientation needs to be controlled by the SOC this setting must be
diff --git a/src/soc/intel/tigerlake/romstage/fsp_params.c b/src/soc/intel/tigerlake/romstage/fsp_params.c
index ede5059a5e..f7956c80be 100644
--- a/src/soc/intel/tigerlake/romstage/fsp_params.c
+++ b/src/soc/intel/tigerlake/romstage/fsp_params.c
@@ -116,8 +116,17 @@ static void soc_memory_init_params(FSP_M_CONFIG *m_cfg,
m_cfg->TcssXdciEn = config->TcssXdciEn;
/* TCSS DMA */
- m_cfg->TcssDma0En = config->TcssDma0En;
- m_cfg->TcssDma1En = config->TcssDma1En;
+ dev = pcidev_path_on_root(SA_DEVFN_TCSS_DMA0);
+ if (dev)
+ m_cfg->TcssDma0En = dev->enabled;
+ else
+ m_cfg->TcssDma0En = 0;
+
+ dev = pcidev_path_on_root(SA_DEVFN_TCSS_DMA1);
+ if (dev)
+ m_cfg->TcssDma1En = dev->enabled;
+ else
+ m_cfg->TcssDma1En = 0;
/* USB4/TBT */
dev = pcidev_path_on_root(SA_DEVFN_TBT0);