aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/fsp_params_tgl.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/tigerlake/fsp_params_tgl.c')
-rw-r--r--src/soc/intel/tigerlake/fsp_params_tgl.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/soc/intel/tigerlake/fsp_params_tgl.c b/src/soc/intel/tigerlake/fsp_params_tgl.c
index 0dae0fed47..14997c519a 100644
--- a/src/soc/intel/tigerlake/fsp_params_tgl.c
+++ b/src/soc/intel/tigerlake/fsp_params_tgl.c
@@ -157,6 +157,9 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd)
params->Enable8254ClockGating = !CONFIG_USE_LEGACY_8254_TIMER;
params->Enable8254ClockGatingOnS3 = !CONFIG_USE_LEGACY_8254_TIMER;
+ /* Enable Hybrid storage auto detection */
+ params->HybridStorageMode = config->HybridStorageMode;
+
mainboard_silicon_init_params(params);
}