aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/quark/romstage/cache_as_ram.inc
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/quark/romstage/cache_as_ram.inc')
-rw-r--r--src/soc/intel/quark/romstage/cache_as_ram.inc7
1 files changed, 7 insertions, 0 deletions
diff --git a/src/soc/intel/quark/romstage/cache_as_ram.inc b/src/soc/intel/quark/romstage/cache_as_ram.inc
index 4fc60e284b..a935bdf1e0 100644
--- a/src/soc/intel/quark/romstage/cache_as_ram.inc
+++ b/src/soc/intel/quark/romstage/cache_as_ram.inc
@@ -154,6 +154,13 @@ before_romstage:
/* Call cache_as_ram_main(struct cache_as_ram_params *) */
call cache_as_ram_main
+
+/* One will never return from cache_as_ram_main() in verstage so there's
+ * no such thing as after ram init. */
+#if !ENV_VERSTAGE
+#include "src/drivers/intel/fsp1_1/after_raminit.S"
+#endif
+
movb $0x69, %ah
jmp .Lhlt