aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell/romstage/cache_as_ram.inc
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/broadwell/romstage/cache_as_ram.inc')
-rw-r--r--src/soc/intel/broadwell/romstage/cache_as_ram.inc1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/intel/broadwell/romstage/cache_as_ram.inc b/src/soc/intel/broadwell/romstage/cache_as_ram.inc
index aebdd83dab..a636e9f7ad 100644
--- a/src/soc/intel/broadwell/romstage/cache_as_ram.inc
+++ b/src/soc/intel/broadwell/romstage/cache_as_ram.inc
@@ -18,7 +18,6 @@
#include <cpu/x86/mtrr.h>
#include <cpu/x86/cache.h>
#include <cpu/x86/post_code.h>
-#include <cbmem.h>
/* The full cache-as-ram size includes the cache-as-ram portion from coreboot
* and the space used by the reference code. These 2 values combined should