summaryrefslogtreecommitdiff
path: root/src/soc/intel/alderlake/acpi/tcss_xhci.asl
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/alderlake/acpi/tcss_xhci.asl')
-rw-r--r--src/soc/intel/alderlake/acpi/tcss_xhci.asl8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/soc/intel/alderlake/acpi/tcss_xhci.asl b/src/soc/intel/alderlake/acpi/tcss_xhci.asl
index ddc5a6665d..c0dc141530 100644
--- a/src/soc/intel/alderlake/acpi/tcss_xhci.asl
+++ b/src/soc/intel/alderlake/acpi/tcss_xhci.asl
@@ -30,11 +30,11 @@ Method (_PS3, 0, Serialized)
Method (_S0W, 0x0, NotSerialized)
{
-#if CONFIG(D3COLD_SUPPORT)
+#if !CONFIG(SOC_INTEL_ALDERLAKE_S3)
Return (0x4)
#else
Return (0x3)
-#endif // D3COLD_SUPPORT
+#endif // SOC_INTEL_ALDERLAKE_S3
}
/*
@@ -43,7 +43,7 @@ Method (_S0W, 0x0, NotSerialized)
*/
Name (SD3C, 0)
-#if CONFIG(D3COLD_SUPPORT)
+#if !CONFIG(SOC_INTEL_ALDERLAKE_S3)
Method (_PR0)
{
Return (Package () { \_SB.PCI0.D3C })
@@ -53,7 +53,7 @@ Method (_PR3)
{
Return (Package () { \_SB.PCI0.D3C })
}
-#endif // D3COLD_SUPPORT
+#endif // SOC_INTEL_ALDERLAKE_S3
/*
* XHCI controller _DSM method