summaryrefslogtreecommitdiff
path: root/src/soc/amd/cezanne/include/soc/msr.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/amd/cezanne/include/soc/msr.h')
-rw-r--r--src/soc/amd/cezanne/include/soc/msr.h8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/soc/amd/cezanne/include/soc/msr.h b/src/soc/amd/cezanne/include/soc/msr.h
index 8163cf8000..2ce03ade8a 100644
--- a/src/soc/amd/cezanne/include/soc/msr.h
+++ b/src/soc/amd/cezanne/include/soc/msr.h
@@ -17,10 +17,10 @@ union pstate_msr {
uint64_t raw;
};
-#define PSTATE_DEF_LO_FREQ_DIV_MIN 0x8
-#define PSTATE_DEF_LO_EIGHTH_STEP_MAX 0x1A
-#define PSTATE_DEF_LO_FREQ_DIV_MAX 0x3E
-#define PSTATE_DEF_LO_CORE_FREQ_BASE 25
+#define PSTATE_DEF_FREQ_DIV_MIN 0x8
+#define PSTATE_DEF_EIGHTH_STEP_MAX 0x1A
+#define PSTATE_DEF_FREQ_DIV_MAX 0x3E
+#define PSTATE_DEF_CORE_FREQ_BASE 25
/* Value defined in Serial VID Interface 2.0 spec (#48022, NDA only) */
#define SERIAL_VID_DECODE_MICROVOLTS 6250