aboutsummaryrefslogtreecommitdiff
path: root/src/soc/amd/cezanne/include/soc/msr.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/amd/cezanne/include/soc/msr.h')
-rw-r--r--src/soc/amd/cezanne/include/soc/msr.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/amd/cezanne/include/soc/msr.h b/src/soc/amd/cezanne/include/soc/msr.h
index 2ce03ade8a..fdbe47e342 100644
--- a/src/soc/amd/cezanne/include/soc/msr.h
+++ b/src/soc/amd/cezanne/include/soc/msr.h
@@ -23,8 +23,8 @@ union pstate_msr {
#define PSTATE_DEF_CORE_FREQ_BASE 25
/* Value defined in Serial VID Interface 2.0 spec (#48022, NDA only) */
-#define SERIAL_VID_DECODE_MICROVOLTS 6250
-#define SERIAL_VID_MAX_MICROVOLTS 1550000L
+#define SERIAL_VID_2_DECODE_MICROVOLTS 6250
+#define SERIAL_VID_2_MAX_MICROVOLTS 1550000L
#define MSR_CPPC_CAPABILITY_1 0xc00102b0
#define SHIFT_CPPC_CAPABILITY_1_HIGHEST_PERF 24