aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/via/vx900/raminit_ddr3.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/via/vx900/raminit_ddr3.c')
-rw-r--r--src/northbridge/via/vx900/raminit_ddr3.c4
1 files changed, 1 insertions, 3 deletions
diff --git a/src/northbridge/via/vx900/raminit_ddr3.c b/src/northbridge/via/vx900/raminit_ddr3.c
index e03470c704..4f79ed35b0 100644
--- a/src/northbridge/via/vx900/raminit_ddr3.c
+++ b/src/northbridge/via/vx900/raminit_ddr3.c
@@ -554,7 +554,6 @@ static u8 vx900_get_CWL(u8 CAS)
static void vx900_dram_timing(ramctr_timing * ctrl)
{
u8 reg8, val, tFAW, tRRD;
- u32 val32;
/* Maximum supported DDR3 frequency is 533MHz (DDR3 1066) so make sure
* we cap it if we have faster DIMMs.
@@ -569,8 +568,7 @@ static void vx900_dram_timing(ramctr_timing * ctrl)
ctrl->tCK = TCK_266MHZ;
}
- val32 = (1000 << 8) / ctrl->tCK;
- printram("Selected DRAM frequency: %u MHz\n", val32);
+ printram("Selected DRAM frequency: %u MHz\n", (1000 << 8) / ctrl->tCK);
/* Find CAS and CWL latencies */
val = DIV_ROUND_UP(ctrl->tAA, ctrl->tCK);