summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/intel/sandybridge')
-rw-r--r--src/northbridge/intel/sandybridge/chipset.cb6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/northbridge/intel/sandybridge/chipset.cb b/src/northbridge/intel/sandybridge/chipset.cb
index e7ade1977e..16fab6d17a 100644
--- a/src/northbridge/intel/sandybridge/chipset.cb
+++ b/src/northbridge/intel/sandybridge/chipset.cb
@@ -8,9 +8,9 @@ chip northbridge/intel/sandybridge
device lapic 0 on end
device lapic 0xacac off end
- register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
- register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
- register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
+ register "acpi_c1" = "CPU_ACPI_C1"
+ register "acpi_c2" = "CPU_ACPI_C3"
+ register "acpi_c3" = "CPU_ACPI_C7"
end
end