summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/chip.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/intel/sandybridge/chip.h')
-rw-r--r--src/northbridge/intel/sandybridge/chip.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/sandybridge/chip.h b/src/northbridge/intel/sandybridge/chip.h
index 99d9763241..82e58f6186 100644
--- a/src/northbridge/intel/sandybridge/chip.h
+++ b/src/northbridge/intel/sandybridge/chip.h
@@ -45,7 +45,7 @@ struct northbridge_intel_sandybridge_config {
/* Data for RAM init */
- /* DIMM SPD address. Use 8bit notation where BIT0 is always zero. */
+ /* DIMM SPD address. */
u8 spd_addresses[4];
/* PEI data for RAM init and early silicon init */