aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/i945/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/intel/i945/romstage.c')
-rw-r--r--src/northbridge/intel/i945/romstage.c3
1 files changed, 0 insertions, 3 deletions
diff --git a/src/northbridge/intel/i945/romstage.c b/src/northbridge/intel/i945/romstage.c
index 479588129d..ff4ccc195e 100644
--- a/src/northbridge/intel/i945/romstage.c
+++ b/src/northbridge/intel/i945/romstage.c
@@ -61,9 +61,6 @@ void mainboard_romstage_entry(void)
s3resume = southbridge_detect_s3_resume();
- /* Enable SPD ROMs and DDR-II DRAM */
- enable_smbus();
-
mainboard_pre_raminit_config(s3resume);
if (CONFIG(DEBUG_RAM_SETUP))