aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/gm45/gm45.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/intel/gm45/gm45.h')
-rw-r--r--src/northbridge/intel/gm45/gm45.h6
1 files changed, 1 insertions, 5 deletions
diff --git a/src/northbridge/intel/gm45/gm45.h b/src/northbridge/intel/gm45/gm45.h
index dc993cfb3c..6f8d53cb7d 100644
--- a/src/northbridge/intel/gm45/gm45.h
+++ b/src/northbridge/intel/gm45/gm45.h
@@ -170,13 +170,8 @@ enum {
#define CMOS_WRITE_TRAINING 0x90 /* 16 bytes
(could be reduced to 10 bytes) */
-#ifndef __ACPI__
-#define DEFAULT_MCHBAR ((u8 *)0xfed14000)
-#define DEFAULT_DMIBAR ((u8 *)0xfed18000)
-#else
#define DEFAULT_MCHBAR 0xfed14000
#define DEFAULT_DMIBAR 0xfed18000
-#endif
#define DEFAULT_EPBAR 0xfed19000
#define DEFAULT_HECIBAR ((u8 *)0xfed1a000)
@@ -356,6 +351,7 @@ enum {
#define CxDTAEW(x) (0x1280+(x*0x100))
#define CxDTC(x) (0x1288+(x*0x100))
+
/*
* DMIBAR
*/