aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/amd/serengeti_cheetah/Kconfig6
-rw-r--r--src/mainboard/amd/serengeti_cheetah_fam10/Kconfig5
-rw-r--r--src/mainboard/amd/serengeti_cheetah_fam10/Options.lb1
-rw-r--r--src/mainboard/amd/serengeti_cheetah_fam10/resourcemap.c4
-rw-r--r--src/mainboard/asus/a8n_e/Kconfig5
-rw-r--r--src/mainboard/digitallogic/adl855pc/Kconfig5
-rw-r--r--src/mainboard/digitallogic/msm586seg/Kconfig4
-rw-r--r--src/mainboard/gigabyte/ga_2761gxdk/Kconfig6
-rw-r--r--src/mainboard/gigabyte/m57sli/Kconfig6
-rw-r--r--src/mainboard/msi/ms7135/Kconfig15
-rw-r--r--src/mainboard/msi/ms7260/Kconfig6
-rw-r--r--src/mainboard/msi/ms9282/Kconfig1
-rw-r--r--src/mainboard/nvidia/l1_2pvv/Kconfig6
-rw-r--r--src/mainboard/supermicro/h8dme/Kconfig5
-rw-r--r--src/mainboard/supermicro/h8dmr/Kconfig5
-rw-r--r--src/mainboard/supermicro/h8dmr_fam10/Kconfig5
-rw-r--r--src/mainboard/supermicro/h8dmr_fam10/Options.lb1
-rw-r--r--src/mainboard/supermicro/h8dmr_fam10/resourcemap.c4
-rw-r--r--src/mainboard/technexion/tim8690/Kconfig1
-rw-r--r--src/mainboard/tyan/s1846/Kconfig6
-rw-r--r--src/mainboard/tyan/s2880/Kconfig10
-rw-r--r--src/mainboard/tyan/s2881/Kconfig10
-rw-r--r--src/mainboard/tyan/s2882/Kconfig10
-rw-r--r--src/mainboard/tyan/s2885/Kconfig10
-rw-r--r--src/mainboard/tyan/s2891/Kconfig10
-rw-r--r--src/mainboard/tyan/s2892/Kconfig10
-rw-r--r--src/mainboard/tyan/s2895/Kconfig10
-rw-r--r--src/mainboard/tyan/s2912/Kconfig6
-rw-r--r--src/mainboard/tyan/s2912_fam10/Kconfig6
-rw-r--r--src/mainboard/tyan/s2912_fam10/Options.lb1
30 files changed, 78 insertions, 102 deletions
diff --git a/src/mainboard/amd/serengeti_cheetah/Kconfig b/src/mainboard/amd/serengeti_cheetah/Kconfig
index 3af08ec046..7804def85e 100644
--- a/src/mainboard/amd/serengeti_cheetah/Kconfig
+++ b/src/mainboard/amd/serengeti_cheetah/Kconfig
@@ -14,7 +14,6 @@ config BOARD_AMD_SERENGETI_CHEETAH
select HAVE_HARD_RESET
select IOAPIC
select LIFT_BSP_APIC_ID
- select MEM_TRAIN_SEQ
select AP_CODE_IN_CAR
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select WAIT_BEFORE_CPUS_INIT
@@ -81,6 +80,11 @@ config HW_MEM_HOLE_SIZE_AUTO_INC
default n
depends on BOARD_AMD_SERENGETI_CHEETAH
+config MEM_TRAIN_SEQ
+ int
+ default 1
+ depends on BOARD_AMD_SERENGETI_CHEETAH
+
config SB_HT_CHAIN_ON_BUS0
int
default 2
diff --git a/src/mainboard/amd/serengeti_cheetah_fam10/Kconfig b/src/mainboard/amd/serengeti_cheetah_fam10/Kconfig
index ce851e8d9f..9a2ec2d2ec 100644
--- a/src/mainboard/amd/serengeti_cheetah_fam10/Kconfig
+++ b/src/mainboard/amd/serengeti_cheetah_fam10/Kconfig
@@ -67,6 +67,11 @@ config HW_MEM_HOLE_SIZE_AUTO_INC
default n
depends on BOARD_AMD_SERENGETI_CHEETAH_FAM10
+config MEM_TRAIN_SEQ
+ int
+ default 2
+ depends on BOARD_AMD_SERENGETI_CHEETAH_FAM10
+
config SB_HT_CHAIN_ON_BUS0
int
default 2
diff --git a/src/mainboard/amd/serengeti_cheetah_fam10/Options.lb b/src/mainboard/amd/serengeti_cheetah_fam10/Options.lb
index 2d82dfde4e..35e0965fba 100644
--- a/src/mainboard/amd/serengeti_cheetah_fam10/Options.lb
+++ b/src/mainboard/amd/serengeti_cheetah_fam10/Options.lb
@@ -111,7 +111,6 @@ uses CONFIG_WAIT_BEFORE_CPUS_INIT
uses CONFIG_AMDMCT
uses CONFIG_USE_PRINTK_IN_CAR
-uses CONFIG_CAR_FAM10
uses CONFIG_AMD_UCODE_PATCH_FILE
###
diff --git a/src/mainboard/amd/serengeti_cheetah_fam10/resourcemap.c b/src/mainboard/amd/serengeti_cheetah_fam10/resourcemap.c
index 25093fd8b1..efdc7316ea 100644
--- a/src/mainboard/amd/serengeti_cheetah_fam10/resourcemap.c
+++ b/src/mainboard/amd/serengeti_cheetah_fam10/resourcemap.c
@@ -49,7 +49,7 @@ static void setup_mb_resource_map(void)
* This field defines the upper address bits of a 40 bit address
* that define the end of the DRAM region.
*/
-// PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x44), 0x0000f8f8, 0x00000000, // Don't touch it, we need it for CONFIG_CAR_FAM10
+// PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x44), 0x0000f8f8, 0x00000000, // Don't touch it, we need it for CAR with FAM10
PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x4C), 0x0000f8f8, 0x00000001,
PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x54), 0x0000f8f8, 0x00000002,
PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x5C), 0x0000f8f8, 0x00000003,
@@ -87,7 +87,7 @@ static void setup_mb_resource_map(void)
* This field defines the upper address bits of a 40-bit address
* that define the start of the DRAM region.
*/
-// PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x40), 0x0000f8fc, 0x00000000,// don't touch it, we need it for CONFIG_CAR_FAM10
+// PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x40), 0x0000f8fc, 0x00000000,// don't touch it, we need it for CAR with FAM10
PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x48), 0x0000f8fc, 0x00000000,
PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x50), 0x0000f8fc, 0x00000000,
PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x58), 0x0000f8fc, 0x00000000,
diff --git a/src/mainboard/asus/a8n_e/Kconfig b/src/mainboard/asus/a8n_e/Kconfig
index 1bf3635084..aa2865e11e 100644
--- a/src/mainboard/asus/a8n_e/Kconfig
+++ b/src/mainboard/asus/a8n_e/Kconfig
@@ -34,6 +34,11 @@ config APIC_ID_OFFSET
default 0x10
depends on BOARD_ASUS_A8N_E
+config MEM_TRAIN_SEQ
+ int
+ default 2
+ depends on BOARD_ASUS_A8N_E
+
config SB_HT_CHAIN_ON_BUS0
int
default 2
diff --git a/src/mainboard/digitallogic/adl855pc/Kconfig b/src/mainboard/digitallogic/adl855pc/Kconfig
index ff7092ca01..5a2fa333c9 100644
--- a/src/mainboard/digitallogic/adl855pc/Kconfig
+++ b/src/mainboard/digitallogic/adl855pc/Kconfig
@@ -24,3 +24,8 @@ config IRQ_SLOT_COUNT
int
default 5
depends on BOARD_DIGITALLOGIC_ADL855PC
+
+config HAVE_INIT_TIMER
+ bool
+ default n
+ depends on BOARD_DIGITALLOGIC_ADL855PC
diff --git a/src/mainboard/digitallogic/msm586seg/Kconfig b/src/mainboard/digitallogic/msm586seg/Kconfig
index a462c2d0e8..2f1f0b9fe6 100644
--- a/src/mainboard/digitallogic/msm586seg/Kconfig
+++ b/src/mainboard/digitallogic/msm586seg/Kconfig
@@ -20,3 +20,7 @@ config IRQ_SLOT_COUNT
default 2
depends on BOARD_DIGITALLOGIC_MSM586SEG
+config HAVE_INIT_TIMER
+ bool
+ default n
+ depends on BOARD_DIGITALLOGIC_MSM586SEG
diff --git a/src/mainboard/gigabyte/ga_2761gxdk/Kconfig b/src/mainboard/gigabyte/ga_2761gxdk/Kconfig
index 5f4211dd33..d151332f0c 100644
--- a/src/mainboard/gigabyte/ga_2761gxdk/Kconfig
+++ b/src/mainboard/gigabyte/ga_2761gxdk/Kconfig
@@ -12,7 +12,6 @@ config BOARD_GIGABYTE_GA_2761GXDK
select HAVE_HARD_RESET
select IOAPIC
select LIFT_BSP_APIC_ID
- select MEM_TRAIN_SEQ
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select K8_REV_F_SUPPORT
select BOARD_ROMSIZE_KB_512
@@ -42,6 +41,11 @@ config APIC_ID_OFFSET
default 16
depends on BOARD_GIGABYTE_GA_2761GXDK
+config MEM_TRAIN_SEQ
+ int
+ default 1
+ depends on BOARD_GIGABYTE_GA_2761GXDK
+
config SB_HT_CHAIN_ON_BUS0
int
default 2
diff --git a/src/mainboard/gigabyte/m57sli/Kconfig b/src/mainboard/gigabyte/m57sli/Kconfig
index 524fe9bde3..b9564488d9 100644
--- a/src/mainboard/gigabyte/m57sli/Kconfig
+++ b/src/mainboard/gigabyte/m57sli/Kconfig
@@ -14,7 +14,6 @@ config BOARD_GIGABYTE_M57SLI
select HAVE_HARD_RESET
select IOAPIC
select LIFT_BSP_APIC_ID
- select MEM_TRAIN_SEQ
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select HAVE_ACPI_TABLES
select K8_REV_F_SUPPORT
@@ -45,6 +44,11 @@ config APIC_ID_OFFSET
default 16
depends on BOARD_GIGABYTE_M57SLI
+config MEM_TRAIN_SEQ
+ int
+ default 1
+ depends on BOARD_GIGABYTE_M57SLI
+
config SB_HT_CHAIN_ON_BUS0
int
default 2
diff --git a/src/mainboard/msi/ms7135/Kconfig b/src/mainboard/msi/ms7135/Kconfig
index 674fd90286..f9410fd784 100644
--- a/src/mainboard/msi/ms7135/Kconfig
+++ b/src/mainboard/msi/ms7135/Kconfig
@@ -22,6 +22,11 @@ config APIC_ID_OFFSET
default 0x10
depends on BOARD_MSI_MS7135
+config MEM_TRAIN_SEQ
+ int
+ default 1
+ depends on BOARD_MSI_MS7135
+
config SB_HT_CHAIN_ON_BUS0
int
default 2
@@ -52,11 +57,6 @@ config HW_MEM_HOLE_SIZEK
default 0x100000
depends on BOARD_MSI_MS7135
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_MSI_MS7135
-
config MAX_CPUS
int
default 2
@@ -67,11 +67,6 @@ config MAX_PHYSICAL_CPUS
default 1
depends on BOARD_MSI_MS7135
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_MSI_MS7135
-
config HW_MEM_HOLE_SIZE_AUTO_INC
bool
default n
diff --git a/src/mainboard/msi/ms7260/Kconfig b/src/mainboard/msi/ms7260/Kconfig
index 3e9568b0b3..997733bbf6 100644
--- a/src/mainboard/msi/ms7260/Kconfig
+++ b/src/mainboard/msi/ms7260/Kconfig
@@ -13,7 +13,6 @@ config BOARD_MSI_MS7260
select HAVE_HARD_RESET
select IOAPIC
select LIFT_BSP_APIC_ID
- select MEM_TRAIN_SEQ
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select K8_REV_F_SUPPORT
select BOARD_ROMSIZE_KB_512
@@ -43,6 +42,11 @@ config APIC_ID_OFFSET
default 16
depends on BOARD_MSI_MS7260
+config MEM_TRAIN_SEQ
+ int
+ default 1
+ depends on BOARD_MSI_MS7260
+
config SB_HT_CHAIN_ON_BUS0
int
default 2
diff --git a/src/mainboard/msi/ms9282/Kconfig b/src/mainboard/msi/ms9282/Kconfig
index 35d00a35d1..4911c576b9 100644
--- a/src/mainboard/msi/ms9282/Kconfig
+++ b/src/mainboard/msi/ms9282/Kconfig
@@ -12,7 +12,6 @@ config BOARD_MSI_MS9282
select USE_DCACHE_RAM
select HAVE_HARD_RESET
select IOAPIC
- select MEM_TRAIN_SEQ
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select K8_REV_F_SUPPORT
select BOARD_ROMSIZE_KB_512
diff --git a/src/mainboard/nvidia/l1_2pvv/Kconfig b/src/mainboard/nvidia/l1_2pvv/Kconfig
index 615d90794f..dbcde8b7a8 100644
--- a/src/mainboard/nvidia/l1_2pvv/Kconfig
+++ b/src/mainboard/nvidia/l1_2pvv/Kconfig
@@ -13,7 +13,6 @@ config BOARD_NVIDIA_L1_2PVV
select HAVE_HARD_RESET
select IOAPIC
select LIFT_BSP_APIC_ID
- select MEM_TRAIN_SEQ
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select K8_REV_F_SUPPORT
select BOARD_ROMSIZE_KB_512
@@ -43,6 +42,11 @@ config APIC_ID_OFFSET
default 16
depends on BOARD_NVIDIA_L1_2PVV
+config MEM_TRAIN_SEQ
+ int
+ default 1
+ depends on BOARD_NVIDIA_L1_2PVV
+
config SB_HT_CHAIN_ON_BUS0
int
default 2
diff --git a/src/mainboard/supermicro/h8dme/Kconfig b/src/mainboard/supermicro/h8dme/Kconfig
index 95cef528da..74d18cfbc8 100644
--- a/src/mainboard/supermicro/h8dme/Kconfig
+++ b/src/mainboard/supermicro/h8dme/Kconfig
@@ -41,6 +41,11 @@ config APIC_ID_OFFSET
default 0x10
depends on BOARD_SUPERMICRO_H8DME
+config MEM_TRAIN_SEQ
+ int
+ default 1
+ depends on BOARD_SUPERMICRO_H8DME
+
config SB_HT_CHAIN_ON_BUS0
int
default 2
diff --git a/src/mainboard/supermicro/h8dmr/Kconfig b/src/mainboard/supermicro/h8dmr/Kconfig
index 9d1611c593..5af3986e51 100644
--- a/src/mainboard/supermicro/h8dmr/Kconfig
+++ b/src/mainboard/supermicro/h8dmr/Kconfig
@@ -40,6 +40,11 @@ config APIC_ID_OFFSET
default 0x10
depends on BOARD_SUPERMICRO_H8DMR
+config MEM_TRAIN_SEQ
+ int
+ default 1
+ depends on BOARD_SUPERMICRO_H8DMR
+
config SB_HT_CHAIN_ON_BUS0
int
default 2
diff --git a/src/mainboard/supermicro/h8dmr_fam10/Kconfig b/src/mainboard/supermicro/h8dmr_fam10/Kconfig
index 72bff0e9b4..edface050b 100644
--- a/src/mainboard/supermicro/h8dmr_fam10/Kconfig
+++ b/src/mainboard/supermicro/h8dmr_fam10/Kconfig
@@ -41,6 +41,11 @@ config APIC_ID_OFFSET
default 0x10
depends on BOARD_SUPERMICRO_H8DMR_FAM10
+config MEM_TRAIN_SEQ
+ int
+ default 1
+ depends on BOARD_SUPERMICRO_H8DMR_FAM10
+
config SB_HT_CHAIN_ON_BUS0
int
default 2
diff --git a/src/mainboard/supermicro/h8dmr_fam10/Options.lb b/src/mainboard/supermicro/h8dmr_fam10/Options.lb
index 1342e4381a..e2739a6fba 100644
--- a/src/mainboard/supermicro/h8dmr_fam10/Options.lb
+++ b/src/mainboard/supermicro/h8dmr_fam10/Options.lb
@@ -114,7 +114,6 @@ uses CONFIG_WAIT_BEFORE_CPUS_INIT
uses CONFIG_AMDMCT
uses CONFIG_USE_PRINTK_IN_CAR
-uses CONFIG_CAR_FAM10
uses CONFIG_AMD_UCODE_PATCH_FILE
###
diff --git a/src/mainboard/supermicro/h8dmr_fam10/resourcemap.c b/src/mainboard/supermicro/h8dmr_fam10/resourcemap.c
index 121624afa8..13ae166708 100644
--- a/src/mainboard/supermicro/h8dmr_fam10/resourcemap.c
+++ b/src/mainboard/supermicro/h8dmr_fam10/resourcemap.c
@@ -49,7 +49,7 @@ static void setup_mb_resource_map(void)
* This field defines the upper address bits of a 40 bit address
* that define the end of the DRAM region.
*/
- // PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x44), 0x0000f8f8, 0x00000000, // Don't touch it, we need it for CAR_FAM10
+ // PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x44), 0x0000f8f8, 0x00000000, // Don't touch it, we need it for CAR with FAM10
PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x4C), 0x0000f8f8, 0x00000001,
PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x54), 0x0000f8f8, 0x00000002,
PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x5C), 0x0000f8f8, 0x00000003,
@@ -88,7 +88,7 @@ static void setup_mb_resource_map(void)
* This field defines the upper address bits of a 40-bit address
* that define the start of the DRAM region.
*/
- // PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x40), 0x0000f8fc, 0x00000000, // don't touch it, we need it for CAR_FAM10
+ // PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x40), 0x0000f8fc, 0x00000000, // don't touch it, we need it for CAR with FAM10
PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x48), 0x0000f8fc, 0x00000000,
PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x50), 0x0000f8fc, 0x00000000,
PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x58), 0x0000f8fc, 0x00000000,
diff --git a/src/mainboard/technexion/tim8690/Kconfig b/src/mainboard/technexion/tim8690/Kconfig
index 92c1109005..1c8b201458 100644
--- a/src/mainboard/technexion/tim8690/Kconfig
+++ b/src/mainboard/technexion/tim8690/Kconfig
@@ -13,7 +13,6 @@ config BOARD_TECHNEXION_TIM8690
select USE_DCACHE_RAM
select HAVE_HARD_RESET
select IOAPIC
- select MEM_TRAIN_SEQ
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select WAIT_BEFORE_CPUS_INIT
select HAVE_ACPI_TABLES
diff --git a/src/mainboard/tyan/s1846/Kconfig b/src/mainboard/tyan/s1846/Kconfig
index 6cbf75577d..5edaefadda 100644
--- a/src/mainboard/tyan/s1846/Kconfig
+++ b/src/mainboard/tyan/s1846/Kconfig
@@ -43,9 +43,3 @@ config HAVE_OPTION_TABLE
bool
default n
depends on BOARD_TYAN_S1846
-
-#Override manually, as in Config.lb (FIXME)
-config IRQ_SLOT_COUNT
- int
- default 0
- depends on BOARD_TYAN_S1846
diff --git a/src/mainboard/tyan/s2880/Kconfig b/src/mainboard/tyan/s2880/Kconfig
index dc1bfb1802..6481d5ff7d 100644
--- a/src/mainboard/tyan/s2880/Kconfig
+++ b/src/mainboard/tyan/s2880/Kconfig
@@ -51,11 +51,6 @@ config HW_MEM_HOLE_SIZEK
default 0x100000
depends on BOARD_TYAN_S2880
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_TYAN_S2880
-
config MAX_CPUS
int
default 4
@@ -66,11 +61,6 @@ config MAX_PHYSICAL_CPUS
default 2
depends on BOARD_TYAN_S2880
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_TYAN_S2880
-
config HW_MEM_HOLE_SIZE_AUTO_INC
bool
default n
diff --git a/src/mainboard/tyan/s2881/Kconfig b/src/mainboard/tyan/s2881/Kconfig
index a5303a1398..335f1dbb99 100644
--- a/src/mainboard/tyan/s2881/Kconfig
+++ b/src/mainboard/tyan/s2881/Kconfig
@@ -51,11 +51,6 @@ config HW_MEM_HOLE_SIZEK
default 0x100000
depends on BOARD_TYAN_S2881
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_TYAN_S2881
-
config MAX_CPUS
int
default 4
@@ -66,11 +61,6 @@ config MAX_PHYSICAL_CPUS
default 2
depends on BOARD_TYAN_S2881
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_TYAN_S2881
-
config HW_MEM_HOLE_SIZE_AUTO_INC
bool
default n
diff --git a/src/mainboard/tyan/s2882/Kconfig b/src/mainboard/tyan/s2882/Kconfig
index 0cf1f5dc20..7de1434153 100644
--- a/src/mainboard/tyan/s2882/Kconfig
+++ b/src/mainboard/tyan/s2882/Kconfig
@@ -51,11 +51,6 @@ config HW_MEM_HOLE_SIZEK
default 0x100000
depends on BOARD_TYAN_S2882
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_TYAN_S2882
-
config MAX_CPUS
int
default 4
@@ -66,11 +61,6 @@ config MAX_PHYSICAL_CPUS
default 2
depends on BOARD_TYAN_S2882
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_TYAN_S2882
-
config HW_MEM_HOLE_SIZE_AUTO_INC
bool
default n
diff --git a/src/mainboard/tyan/s2885/Kconfig b/src/mainboard/tyan/s2885/Kconfig
index 2dcc218538..97fb043c0f 100644
--- a/src/mainboard/tyan/s2885/Kconfig
+++ b/src/mainboard/tyan/s2885/Kconfig
@@ -51,11 +51,6 @@ config HW_MEM_HOLE_SIZEK
default 0x100000
depends on BOARD_TYAN_S2885
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_TYAN_S2885
-
config MAX_CPUS
int
default 4
@@ -66,11 +61,6 @@ config MAX_PHYSICAL_CPUS
default 2
depends on BOARD_TYAN_S2885
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_TYAN_S2885
-
config HW_MEM_HOLE_SIZE_AUTO_INC
bool
default n
diff --git a/src/mainboard/tyan/s2891/Kconfig b/src/mainboard/tyan/s2891/Kconfig
index f122663fff..b891e4da10 100644
--- a/src/mainboard/tyan/s2891/Kconfig
+++ b/src/mainboard/tyan/s2891/Kconfig
@@ -53,11 +53,6 @@ config HW_MEM_HOLE_SIZEK
default 0x100000
depends on BOARD_TYAN_S2891
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_TYAN_S2891
-
config MAX_CPUS
int
default 4
@@ -68,11 +63,6 @@ config MAX_PHYSICAL_CPUS
default 2
depends on BOARD_TYAN_S2891
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_TYAN_S2891
-
config HW_MEM_HOLE_SIZE_AUTO_INC
bool
default n
diff --git a/src/mainboard/tyan/s2892/Kconfig b/src/mainboard/tyan/s2892/Kconfig
index 3531013782..a2181f221c 100644
--- a/src/mainboard/tyan/s2892/Kconfig
+++ b/src/mainboard/tyan/s2892/Kconfig
@@ -53,11 +53,6 @@ config HW_MEM_HOLE_SIZEK
default 0x100000
depends on BOARD_TYAN_S2892
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_TYAN_S2892
-
config MAX_CPUS
int
default 4
@@ -68,11 +63,6 @@ config MAX_PHYSICAL_CPUS
default 2
depends on BOARD_TYAN_S2892
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_TYAN_S2892
-
config HW_MEM_HOLE_SIZE_AUTO_INC
bool
default n
diff --git a/src/mainboard/tyan/s2895/Kconfig b/src/mainboard/tyan/s2895/Kconfig
index e04b16aad7..a99f9d3ead 100644
--- a/src/mainboard/tyan/s2895/Kconfig
+++ b/src/mainboard/tyan/s2895/Kconfig
@@ -53,11 +53,6 @@ config HW_MEM_HOLE_SIZEK
default 0x100000
depends on BOARD_TYAN_S2895
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_TYAN_S2895
-
config MAX_CPUS
int
default 4
@@ -68,11 +63,6 @@ config MAX_PHYSICAL_CPUS
default 2
depends on BOARD_TYAN_S2895
-config MEM_TRAIN_SEQ
- bool
- default n
- depends on BOARD_TYAN_S2895
-
config HW_MEM_HOLE_SIZE_AUTO_INC
bool
default n
diff --git a/src/mainboard/tyan/s2912/Kconfig b/src/mainboard/tyan/s2912/Kconfig
index 769fa9d5c0..14e5c7aa99 100644
--- a/src/mainboard/tyan/s2912/Kconfig
+++ b/src/mainboard/tyan/s2912/Kconfig
@@ -13,7 +13,6 @@ config BOARD_TYAN_S2912
select HAVE_HARD_RESET
select IOAPIC
select LIFT_BSP_APIC_ID
- select MEM_TRAIN_SEQ
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select K8_REV_F_SUPPORT
select BOARD_ROMSIZE_KB_512
@@ -43,6 +42,11 @@ config APIC_ID_OFFSET
default 16
depends on BOARD_TYAN_S2912
+config MEM_TRAIN_SEQ
+ int
+ default 1
+ depends on BOARD_TYAN_S2912
+
config SB_HT_CHAIN_ON_BUS0
int
default 2
diff --git a/src/mainboard/tyan/s2912_fam10/Kconfig b/src/mainboard/tyan/s2912_fam10/Kconfig
index 80558457d5..fc6327306a 100644
--- a/src/mainboard/tyan/s2912_fam10/Kconfig
+++ b/src/mainboard/tyan/s2912_fam10/Kconfig
@@ -13,7 +13,6 @@ config BOARD_TYAN_S2912_FAM10
select HAVE_HARD_RESET
select IOAPIC
select LIFT_BSP_APIC_ID
- select MEM_TRAIN_SEQ
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select BOARD_ROMSIZE_KB_1024
select ENABLE_APIC_EXT_ID
@@ -44,6 +43,11 @@ config APIC_ID_OFFSET
default 16
depends on BOARD_TYAN_S2912_FAM10
+config MEM_TRAIN_SEQ
+ int
+ default 2
+ depends on BOARD_TYAN_S2912_FAM10
+
config SB_HT_CHAIN_ON_BUS0
int
default 2
diff --git a/src/mainboard/tyan/s2912_fam10/Options.lb b/src/mainboard/tyan/s2912_fam10/Options.lb
index 29e4f136e7..0a73728ef5 100644
--- a/src/mainboard/tyan/s2912_fam10/Options.lb
+++ b/src/mainboard/tyan/s2912_fam10/Options.lb
@@ -114,7 +114,6 @@ uses CONFIG_WAIT_BEFORE_CPUS_INIT
uses CONFIG_AMDMCT
uses CONFIG_USE_PRINTK_IN_CAR
-uses CONFIG_CAR_FAM10
uses CONFIG_AMD_UCODE_PATCH_FILE
###