summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/embeddedplanet/ep405pc/init.c4
-rw-r--r--src/mainboard/motorola/sandpoint/Config.lb12
2 files changed, 9 insertions, 7 deletions
diff --git a/src/mainboard/embeddedplanet/ep405pc/init.c b/src/mainboard/embeddedplanet/ep405pc/init.c
index b7da78eba4..240a392260 100644
--- a/src/mainboard/embeddedplanet/ep405pc/init.c
+++ b/src/mainboard/embeddedplanet/ep405pc/init.c
@@ -52,9 +52,9 @@ board_init(void)
mtebc(pb4ap, 0x04050000);
/*
- * Enable PCI
+ * Enable FLASH, NVRAM, POR
*/
- outb(0x80, 0xF4000001);
+ outb(0x9C, 0xF4000002);
/*
* Enable UART0
diff --git a/src/mainboard/motorola/sandpoint/Config.lb b/src/mainboard/motorola/sandpoint/Config.lb
index 12d840620b..53bc6a4c0e 100644
--- a/src/mainboard/motorola/sandpoint/Config.lb
+++ b/src/mainboard/motorola/sandpoint/Config.lb
@@ -53,11 +53,13 @@ end
## Include the secondary Configuration files
##
southbridge winbond/w83c553 end
-superio NSC/pc97307
- register "com1" = "{1}"
- register "lpt" = "{0}"
- register "port" = "TTYS0_BASE"
-end
+
+# Already intialized in board_init()
+#superio NSC/pc97307
+# register "com1" = "{1}"
+# register "lpt" = "{0}"
+# register "port" = "UART0_IO_BASE"
+#end
##
## Build the objects we have code for in this directory.