summaryrefslogtreecommitdiff
path: root/src/mainboard/via/epia/failover.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/via/epia/failover.c')
-rw-r--r--src/mainboard/via/epia/failover.c17
1 files changed, 4 insertions, 13 deletions
diff --git a/src/mainboard/via/epia/failover.c b/src/mainboard/via/epia/failover.c
index 8eeeaef7e1..bd0df4e89d 100644
--- a/src/mainboard/via/epia/failover.c
+++ b/src/mainboard/via/epia/failover.c
@@ -5,20 +5,13 @@
#include <arch/io.h>
#include "arch/romcc_io.h"
#include "pc80/mc146818rtc_early.c"
-#include "southbridge/amd/amd8111/amd8111_enable_rom.c"
-#include "northbridge/amd/amdk8/early_ht.c"
#include "cpu/p6/boot_cpu.c"
-#include "northbridge/amd/amdk8/reset_test.c"
static void main(void)
{
- /* Nothing special needs to be done to find bus 0 */
- /* Allow the HT devices to be found */
- enumerate_ht_chain(0);
-
- /* Setup the 8111 */
- amd8111_enable_rom();
+ /* for now, just always assume failure */
+#if 0
/* Is this a cpu reset? */
if (cpu_init_detected()) {
if (last_boot_normal()) {
@@ -27,12 +20,10 @@ static void main(void)
asm("jmp __cpu_reset");
}
}
- /* Is this a secondary cpu? */
- else if (!boot_cpu() && last_boot_normal()) {
- asm("jmp __normal_image");
- }
+
/* This is the primary cpu how should I boot? */
else if (do_normal_boot()) {
asm("jmp __normal_image");
}
+#endif
}