summaryrefslogtreecommitdiff
path: root/src/mainboard/tyan/s2912_fam10
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/tyan/s2912_fam10')
-rw-r--r--src/mainboard/tyan/s2912_fam10/romstage.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/tyan/s2912_fam10/romstage.c b/src/mainboard/tyan/s2912_fam10/romstage.c
index 9f25d271c4..ed211d9c86 100644
--- a/src/mainboard/tyan/s2912_fam10/romstage.c
+++ b/src/mainboard/tyan/s2912_fam10/romstage.c
@@ -169,7 +169,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
#if CONFIG_LOGICAL_CPUS
/* Core0 on each node is configured. Now setup any additional cores. */
printk(BIOS_DEBUG, "start_other_cores()\n");
- start_other_cores();
+ start_other_cores(bsp_apicid);
post_code(0x37);
wait_all_other_cores_started(bsp_apicid);
#endif