summaryrefslogtreecommitdiff
path: root/src/mainboard/system76/rpl/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/system76/rpl/devicetree.cb')
-rw-r--r--src/mainboard/system76/rpl/devicetree.cb2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/system76/rpl/devicetree.cb b/src/mainboard/system76/rpl/devicetree.cb
index 25ba3a6694..dd4d5977b0 100644
--- a/src/mainboard/system76/rpl/devicetree.cb
+++ b/src/mainboard/system76/rpl/devicetree.cb
@@ -11,7 +11,7 @@ chip soc/intel/alderlake
}"
# Enable Enhanced Intel SpeedStep
- register "eist_enable" = "1"
+ register "eist_enable" = "true"
# Enable C6 DRAM
register "enable_c6dram" = "1"