aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/roda/rv11/early_init.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/roda/rv11/early_init.c')
-rw-r--r--src/mainboard/roda/rv11/early_init.c33
1 files changed, 33 insertions, 0 deletions
diff --git a/src/mainboard/roda/rv11/early_init.c b/src/mainboard/roda/rv11/early_init.c
new file mode 100644
index 0000000000..f1681384a8
--- /dev/null
+++ b/src/mainboard/roda/rv11/early_init.c
@@ -0,0 +1,33 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2011 The ChromiumOS Authors. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <northbridge/intel/sandybridge/sandybridge.h>
+#include <southbridge/intel/bd82x6x/pch.h>
+
+void mainboard_late_rcba_config(void)
+{
+ u32 reg32;
+
+ /* Disable unused devices (board specific) */
+ reg32 = RCBA32(FD);
+ /* Disable PCI bridge so MRC does not probe this bus */
+ reg32 |= PCH_DISABLE_P2P;
+ RCBA32(FD) = reg32;
+}
+
+int mainboard_should_reset_usb(int s3resume)
+{
+ return !s3resume;
+}