summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/kblrvp/variants/rvp3/overridetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/intel/kblrvp/variants/rvp3/overridetree.cb')
-rw-r--r--src/mainboard/intel/kblrvp/variants/rvp3/overridetree.cb5
1 files changed, 2 insertions, 3 deletions
diff --git a/src/mainboard/intel/kblrvp/variants/rvp3/overridetree.cb b/src/mainboard/intel/kblrvp/variants/rvp3/overridetree.cb
index 0af8282659..7de1454cca 100644
--- a/src/mainboard/intel/kblrvp/variants/rvp3/overridetree.cb
+++ b/src/mainboard/intel/kblrvp/variants/rvp3/overridetree.cb
@@ -71,9 +71,6 @@ chip soc/intel/skylake
# RP10, uses CLK SRC 4
register "PcieRpClkSrcNumber[9]" = "4"
-
- register "SsicPortEnable" = "1" # Enable SSIC for WWAN
-
# Must leave UART0 enabled or SD/eMMC will not work as PCI
register "SerialIoDevMode" = "{
[PchSerialIoIndexI2C0] = PchSerialIoPci,
@@ -91,6 +88,8 @@ chip soc/intel/skylake
device domain 0 on
device ref south_xhci on
+ register "SsicPortEnable" = "1" # Enable SSIC for WWAN
+
register "usb2_ports" = "{
[0] = USB2_PORT_MAX(OC0), /* TYPE-A Port */
[1] = USB2_PORT_MAX(OC2), /* TYPE-A Port */