aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/intel/coffeelake_rvp/variants/baseboard/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/intel/coffeelake_rvp/variants/baseboard/devicetree.cb')
-rw-r--r--src/mainboard/intel/coffeelake_rvp/variants/baseboard/devicetree.cb3
1 files changed, 0 insertions, 3 deletions
diff --git a/src/mainboard/intel/coffeelake_rvp/variants/baseboard/devicetree.cb b/src/mainboard/intel/coffeelake_rvp/variants/baseboard/devicetree.cb
index 0b40a5c359..12b1c47f33 100644
--- a/src/mainboard/intel/coffeelake_rvp/variants/baseboard/devicetree.cb
+++ b/src/mainboard/intel/coffeelake_rvp/variants/baseboard/devicetree.cb
@@ -43,9 +43,6 @@ chip soc/intel/cannonlake
register "PcieClkSrcClkReq[4]" = "4"
register "PcieClkSrcClkReq[5]" = "5"
- # Enable "Intel Speed Shift Technology"
- register "speed_shift_enable" = "1"
-
# Disable S0ix
register "s0ix_enable" = "0"