aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/intel/cannonlake_rvp/variants/cnl_u/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/intel/cannonlake_rvp/variants/cnl_u/devicetree.cb')
-rw-r--r--src/mainboard/intel/cannonlake_rvp/variants/cnl_u/devicetree.cb3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/mainboard/intel/cannonlake_rvp/variants/cnl_u/devicetree.cb b/src/mainboard/intel/cannonlake_rvp/variants/cnl_u/devicetree.cb
index b80cd82d50..c3223b1913 100644
--- a/src/mainboard/intel/cannonlake_rvp/variants/cnl_u/devicetree.cb
+++ b/src/mainboard/intel/cannonlake_rvp/variants/cnl_u/devicetree.cb
@@ -67,6 +67,9 @@ chip soc/intel/cannonlake
register "PcieClkSrcClkReq[4]" = "4"
register "PcieClkSrcClkReq[5]" = "5"
+ # Enable "Intel Speed Shift Technology"
+ register "speed_shift_enable" = "1"
+
device domain 0 on
device pci 00.0 on end # Host Bridge
device pci 02.0 on end # Integrated Graphics Device