aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/ibm/e325/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/ibm/e325/romstage.c')
-rw-r--r--src/mainboard/ibm/e325/romstage.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/ibm/e325/romstage.c b/src/mainboard/ibm/e325/romstage.c
index 0200fcd040..7697450b0e 100644
--- a/src/mainboard/ibm/e325/romstage.c
+++ b/src/mainboard/ibm/e325/romstage.c
@@ -1,4 +1,4 @@
-
+
#include <stdint.h>
#include <string.h>
#include <device/pci_def.h>
@@ -142,7 +142,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
setup_ibm_e325_resource_map();
needs_reset = setup_coherent_ht_domain();
-
+
#if CONFIG_LOGICAL_CPUS==1
// It is said that we should start core1 after all core0 launched
start_other_cores();