aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/sarien/variants/sarien/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/sarien/variants/sarien/devicetree.cb')
-rw-r--r--src/mainboard/google/sarien/variants/sarien/devicetree.cb1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mainboard/google/sarien/variants/sarien/devicetree.cb b/src/mainboard/google/sarien/variants/sarien/devicetree.cb
index 85d4f9def9..d3d26f9800 100644
--- a/src/mainboard/google/sarien/variants/sarien/devicetree.cb
+++ b/src/mainboard/google/sarien/variants/sarien/devicetree.cb
@@ -99,6 +99,7 @@ chip soc/intel/cannonlake
# PCIe port 8 for Card Reader
register "PcieRpEnable[7]" = "1"
+ register "PcieRpLtrEnable[7]" = "1"
register "PcieClkSrcUsage[4]" = "7"
register "PcieClkSrcClkReq[4]" = "4"