aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/rex/variants/screebo/variant.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/rex/variants/screebo/variant.c')
-rw-r--r--src/mainboard/google/rex/variants/screebo/variant.c65
1 files changed, 64 insertions, 1 deletions
diff --git a/src/mainboard/google/rex/variants/screebo/variant.c b/src/mainboard/google/rex/variants/screebo/variant.c
index 1dd8b980e3..edddd43a0a 100644
--- a/src/mainboard/google/rex/variants/screebo/variant.c
+++ b/src/mainboard/google/rex/variants/screebo/variant.c
@@ -1,8 +1,9 @@
/* SPDX-License-Identifier: GPL-2.0-only */
+#include <baseboard/variants.h>
#include <chip.h>
+#include <ec/google/chromeec/ec.h>
#include <fw_config.h>
-#include <baseboard/variants.h>
#include <sar.h>
const char *get_wifi_sar_cbfs_filename(void)
@@ -29,3 +30,65 @@ void variant_update_soc_chip_config(struct soc_intel_meteorlake_config *config)
config->tcss_aux_ori = 0x04;
}
}
+
+const struct cpu_tdp_power_limits variant_perf_efficient_limits[] = {
+ {
+ .mch_id = PCI_DID_INTEL_MTL_P_ID_2,
+ .cpu_tdp = 15,
+ .pl1_min_power = 10000,
+ .pl1_max_power = 15000,
+ .pl2_min_power = 40000,
+ .pl2_max_power = 40000,
+ .pl4_power = 84000
+ },
+ {
+ .mch_id = PCI_DID_INTEL_MTL_P_ID_5,
+ .cpu_tdp = 15,
+ .pl1_min_power = 10000,
+ .pl1_max_power = 15000,
+ .pl2_min_power = 40000,
+ .pl2_max_power = 40000,
+ .pl4_power = 84000
+ },
+};
+
+const struct cpu_tdp_power_limits variant_power_efficient_limits[] = {
+ {
+ .mch_id = PCI_DID_INTEL_MTL_P_ID_2,
+ .cpu_tdp = 15,
+ .pl1_min_power = 10000,
+ .pl1_max_power = 15000,
+ .pl2_min_power = 40000,
+ .pl2_max_power = 40000,
+ .pl4_power = 47000
+ },
+ {
+ .mch_id = PCI_DID_INTEL_MTL_P_ID_5,
+ .cpu_tdp = 15,
+ .pl1_min_power = 10000,
+ .pl1_max_power = 15000,
+ .pl2_min_power = 40000,
+ .pl2_max_power = 40000,
+ .pl4_power = 47000
+ },
+};
+
+void variant_devtree_update(void)
+{
+ const struct cpu_tdp_power_limits *limits = variant_perf_efficient_limits;
+ size_t limits_size = ARRAY_SIZE(variant_perf_efficient_limits);
+
+ /*
+ * If battery is not present or battery level is at or below critical threshold
+ * to boot a platform with the performance efficient configuration, boot with
+ * the power optimized configuration.
+ */
+ if (CONFIG(EC_GOOGLE_CHROMEEC)) {
+ if (!google_chromeec_is_battery_present_and_above_critical_threshold()) {
+ limits = variant_power_efficient_limits;
+ limits_size = ARRAY_SIZE(variant_power_efficient_limits);
+ }
+ }
+
+ variant_update_cpu_power_limits(limits, limits_size);
+}