summaryrefslogtreecommitdiff
path: root/src/mainboard/google/rex/variants/rex0/overridetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/rex/variants/rex0/overridetree.cb')
-rw-r--r--src/mainboard/google/rex/variants/rex0/overridetree.cb15
1 files changed, 14 insertions, 1 deletions
diff --git a/src/mainboard/google/rex/variants/rex0/overridetree.cb b/src/mainboard/google/rex/variants/rex0/overridetree.cb
index c08ff2b493..c3c4372668 100644
--- a/src/mainboard/google/rex/variants/rex0/overridetree.cb
+++ b/src/mainboard/google/rex/variants/rex0/overridetree.cb
@@ -776,8 +776,21 @@ chip soc/intel/meteorlake
register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C23)"
register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_B11)"
register "enable_delay_ms" = "3"
- device spi 0 on end
+ device spi 0 on
+ probe FP FP_PRESENT
+ end
end # FPMCU
+ chip drivers/nxp/uwb
+ register "name" = ""UWB0""
+ register "desc" = ""NXP UWB Module""
+ register "speed" = "1000000" # 1 MHZ
+ register "irq_gpio" = "ACPI_GPIO_IRQ_LEVEL_HIGH(GPP_F20)"
+ register "ce_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_F19)"
+ register "ri_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_E06)"
+ device spi 0 on
+ probe UWB UWB_GSPI1
+ end
+ end # UWB
end
device ref soc_espi on
chip ec/google/chromeec