summaryrefslogtreecommitdiff
path: root/src/mainboard/google/poppy/variants/atlas
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/poppy/variants/atlas')
-rw-r--r--src/mainboard/google/poppy/variants/atlas/devicetree.cb15
1 files changed, 7 insertions, 8 deletions
diff --git a/src/mainboard/google/poppy/variants/atlas/devicetree.cb b/src/mainboard/google/poppy/variants/atlas/devicetree.cb
index 85a1e23a70..48b9a9206b 100644
--- a/src/mainboard/google/poppy/variants/atlas/devicetree.cb
+++ b/src/mainboard/google/poppy/variants/atlas/devicetree.cb
@@ -126,14 +126,6 @@ chip soc/intel/skylake
.dc_loadline = 425,
}"
- # PCIe Root port 1 with SRCCLKREQ1# (WLAN)
- register "PcieRpEnable[0]" = "1"
- register "PcieRpClkReqSupport[0]" = "1"
- register "PcieRpClkReqNumber[0]" = "1"
- register "PcieRpClkSrcNumber[0]" = "1"
- register "PcieRpAdvancedErrorReporting[0]" = "1"
- register "PcieRpLtrEnable[0]" = "1"
-
# Intel Common SoC Config
#+-------------------+---------------------------+
#| Field | Value |
@@ -326,6 +318,13 @@ chip soc/intel/skylake
end
end
device ref pcie_rp1 on
+ # WLAN
+ register "PcieRpEnable[0]" = "1"
+ register "PcieRpClkReqSupport[0]" = "1"
+ register "PcieRpClkReqNumber[0]" = "1"
+ register "PcieRpClkSrcNumber[0]" = "1"
+ register "PcieRpAdvancedErrorReporting[0]" = "1"
+ register "PcieRpLtrEnable[0]" = "1"
chip drivers/wifi/generic
register "wake" = "GPE0_DW1_07" # GPP_B7
device pci 00.0 on end