summaryrefslogtreecommitdiff
path: root/src/mainboard/google/poppy/variants/atlas/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/poppy/variants/atlas/devicetree.cb')
-rw-r--r--src/mainboard/google/poppy/variants/atlas/devicetree.cb12
1 files changed, 6 insertions, 6 deletions
diff --git a/src/mainboard/google/poppy/variants/atlas/devicetree.cb b/src/mainboard/google/poppy/variants/atlas/devicetree.cb
index 8b821f6ecf..85a1e23a70 100644
--- a/src/mainboard/google/poppy/variants/atlas/devicetree.cb
+++ b/src/mainboard/google/poppy/variants/atlas/devicetree.cb
@@ -27,12 +27,6 @@ chip soc/intel/skylake
register "gpe0_dw1" = "GPP_B"
register "gpe0_dw2" = "GPP_E"
- # EC host command ranges are in 0x800-0x8ff & 0x200-0x20f
- register "gen1_dec" = "0x00fc0801"
- register "gen2_dec" = "0x000c0201"
- # EC memory map range is 0x900-0x9ff
- register "gen3_dec" = "0x00fc0901"
-
# Enable DPTF
register "dptf_enable" = "1"
@@ -363,6 +357,12 @@ chip soc/intel/skylake
device ref sdio off end
device ref sdxc off end
device ref lpc_espi on
+ # EC host command ranges are in 0x800-0x8ff & 0x200-0x20f
+ register "gen1_dec" = "0x00fc0801"
+ register "gen2_dec" = "0x000c0201"
+ # EC memory map range is 0x900-0x9ff
+ register "gen3_dec" = "0x00fc0901"
+
chip ec/google/chromeec
device pnp 0c09.0 on end
end